GE Energy

4A Digital PicoDLynxII[™]: Non-Isolated DC-DC Power Modules


4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current



RoHS Compliant

Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Industrial equipment



Description

The 4A Digital PicoDLynxIITM power modules are non-isolated dc-dc converters that can deliver up to 4A of output current. These modules operate over a wide range of input voltage ($V_{IN} = 4.5Vdc-14.4Vdc$) and provide a precisely regulated output voltage from 0.51Vdc to 5.5Vdc, programmable via an external resistor and PMBusTM control. Features include a digital interface using the PMBusTM protocol, remote On/Off, adjustable output voltage, over current and over temperature protection. The PMBusTM # interface supports a range of commands to both control and monitor the module. The module also includes the Tunable LoopTM feature that allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.

- * UL is a registered trademark of Underwriters Laboratories, Inc.
- ⁺ CSA is a registered trademark of Canadian Standards Association.
- ⁺ VDE is a trademark of Verband Deutscher Elektrotechniker e.V.
- $\ast\ast$ ISO is a registered trademark of the International Organization of Standards

[#] The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)



Features

- Compliant to RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863.
- Compatible in a Pb-free or SnPb reflow environment (Z versions)
- Compliant to IPC-9592 (September 2008), Category 2, Class II
- Compliant to REACH Directive (EC) No 1907/2006
- DOSA based
- Wide Input voltage range (4.5Vdc-14.4Vdc)
- Output voltage programmable from 0.51Vdc to 5.5Vdc via external resistor and PMBus^{™#}
- Digital interface through the PMBus[™] # protocol
- Tunable LoopTM to optimize dynamic output voltage response
- Flexible output voltage sequencing EZ-SEQUENCE
- Power Good signal
- Fixed switching frequency with capability of external synchronization
- Output over current protection (non-latching)
- Over temperature protection
- Remote On/Off
- Ability to sink and source current
- Cost efficient open frame design
- Small size: 12.2 mm x 12.2 mm x 7.5 mm (0.48 in x 0.48 in x 0.295 in)
- Wide operating temperature range [-40°C to 85°C: Std; -40°C to 105°C: Ruggedized]
- ANSI/UL* 62368-1 and CAN/CSA⁺ C22.2 No. 62368-1 Recognized, DIN VDE⁺ 0868-1/A11:2017 (EN62368-1:2014/A11:2017)
- ISO** 9001 and ISO 14001 certified manufacturing facilities

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit	
Input Voltage	All	VIN	-0.3	15	V	
Continuous						
VS, SMBALERT#, SEQ	All		-0.3	7	V	
CLK, DATA, SYNC	All			3.6	V	
Operating Ambient Temperature	All	T _{A STANDARD}	-40	85	*6	
(see Thermal Considerations section)		RUGGEDIZED	-40	105	°C	
Storage Temperature	All	T _{stg}	-55	125	°C	

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	All	V _{IN}	4.5		14.4	Vdc
Maximum Input Current	All	I _{IN,max}			4	Adc
(V_{IN} =4.5V to 14V, I_0 = $I_{O, max}$)						
Input No Load Current	V _{o,set} = 0.6 Vdc	I _{IN,No load}		29		mA
$(V_{IN} = 12Vdc, I_0 = 0, module enabled)$	V _{O,set} = 5.5Vdc	I _{IN,No load}		60		mA
Input Stand-by Current $(V_{IN} = 12Vdc, module disabled)$	All	I _{IN,stand-by}		16		mA
Inrush Transient	All	l²t			1	A ² s
Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, 1µH source impedance; V_{IN} =4.5 to 14V, I_0 = I_{Omax} ; See Test Configurations)	All			20		mAp-p
Input Ripple Rejection (120Hz)	All			-76		dB
Output Voltage Set-point accuracy over entire output range						
0 to 85°C, Vo=over entire range	All	V _{O, set}	-0.5		+0.5	% V _{O, set}
-40 to 85°C, Vo=over entire range	All	V _{O, set}	-1		+1	% V _{O, set}
Voltage Regulation ¹						
Line Regulation	(V _{IN} =V _{IN, min} to V _{IN, max})			4		mV
	(12V _{IN} ±20%)			1		mV
Load (Io=Io, min to Io, max) Regulation	All			3		mV
	≤1.8Vout			1		mV

¹Worst case Line and load regulation data, all temperatures, from design verification testing as per IPC9592.

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Adjustment Range (selected by an external resistor) (Some output voltages may not be possible depending on the input voltage – see Feature Descriptions Section)	All	Vo	0.6		5.5	Vdc
PMBus Adjustable Output Voltage Range	All	V _o ,adj	-15	0	+10	%V _{O,set}
PMBus Output Voltage Adjustment Step Size	All			0.4		%V _{0,set}
Remote Sense Range	All				0.5	Vdc
Output Ripple and Noise on nominal output $(V_{IN}=V_{IN, nom} \text{ and } I_O=I_{O, min} \text{ to } I_{O, max} \text{ Co} = 0.1 \mu \text{F} // 3x22 \mu \text{F}$ ceramic capacitors)						
Peak-to-Peak (5Hz to 20MHz bandwidth)	All		_	17		mV _{pk-pk}
RMS (5Hz to 20MHz bandwidth)	All			5		mV _{rms}
External Capacitance ²						
Without the Tunable Loop [™]						
$\text{ESR} \ge 1 \text{ m}\Omega$	All	C _{O, max}	3x22	_	7x22	μF
With the Tunable Loop [™]						
ESR ≥ 0.15 mΩ	All	C _{O, max}	3x22	_	1000	μF
$\text{ESR} \ge 10 \text{ m}\Omega$	All	C _{O, max}	3x22		5000	μF
Output Current (in either sink or source mode)	All	l _o	0		4	Adc
Output Current Limit Inception (Hiccup Mode) (current limit does not operate in sink mode)	All	I _{O, lim}		160		% I _{o,max}
Output Short-Circuit Current	All	I _{O, s/c}		3.9		Arms
(V₀≤250mV) (Hiccup Mode)						
Efficiency	V _{O,set} = 0.6Vdc	η		77.5%		%
V _{IN} = 12Vdc, T _A =25°C	V _{O, set} = 1.2Vdc	η		86.8%		%
Io=Io, max, Vo= Vo,set	V _{O,set} = 1.8Vdc	η		90.3%		%
	V _{O,set} = 2.5Vdc	η		92.4%		%
	V _{O,set} = 3.3Vdc	η		93.8%		%
	V _{O,set} = 5.0Vdc	η		94.6%		%
Switching Frequency	All	f _{sw}		500		kHz

² External capacitors may require using the new Tunable Loop[™] feature to ensure that the module is stable as well as getting the best transient response. See the Tunable Loop[™] section for details.

GE

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Frequency Synchronization	All					
Synchronization Frequency Range (2 x f _{switch})	All		950	1000	1050	kHz
High-Level Input Voltage	All	VIH	2			V
Low-Level Input Voltage	All	VIL			0.4	V
Minimum Pulse Width, SYNC	All	tsync	100			ns
Maximum SYNC rise time	All	t _{sync_sh}	100			ns

General Specifications

Parameter	Device	Min	Тур	Max	Unit
Calculated MTBF (I ₀ =0.8I _{0, max} , T _A =40°C) Telecordia Issue 3 Method 1 Case 3	All		81,291,063		Hours
Weight			2.2 (0.078)		g (oz.)

Feature Specifications

Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Device	Symbol	Min	Тур	Max	Unit
On/Off Signal Interface						
(V_IN=V_{IN,min} to $V_{IN,max}$; open collector or equivalent,						
Signal referenced to GND)						
Device code with suffix "4" – Positive Logic (See Ordering Information)						
Logic High (Module ON)						
Input High Current	All	Ін			17	μΑ
Input High Voltage	All	Vih	2.1		7	V
Logic Low (Module OFF)						
Input Low Current	All	lι			2	μΑ
Input Low Voltage	All	VIL	-0.2		0.8	V
Device Code with no suffix – Negative Logic (See Ordering Information)						
(On/OFF pin is open collector/drain logic input with						
external pull-up resistor; signal referenced to GND)						
Logic High (Module OFF)						
Input High Current	All	Ін	-	_	3	mA
Input High Voltage	All	Vih	2.1	_	7	Vdc
Logic Low (Module ON)						
Input low Current	All	lι	—	-	0.3	mA
Input Low Voltage	All	VIL	-0.2	—	0.8	Vdc

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Feature Specifications (cont.)

Parameter	Device	Symbol	Min	Тур	Max	Units
Turn-On Delay and Rise Times						
($V_{IN}=V_{IN, nom}$, $I_O=I_{O, max}$, V_O to within ±1% of steady state)						
Case 1: On/Off input is enabled and then input power is applied (delay from instant at which $V_{IN} = V_{IN, min}$ until $V_0 = 10\%$ of V_0 , set)	All	Tdelay		0.6		msec
Case 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which Von/Off is enabled until Vo = 10% of Vo, set)	All	Tdelay		0.4		msec
Output voltage Rise time (time for V_0 to rise from 10% of Vo, set to 90% of Vo, set)	All	Trise		2.8		msec
Output voltage overshoot ($T_A = 25^{\circ}C$ $V_{IN} = V_{IN, min}$ to $V_{IN, max, IO} = I_{O, min}$ to $I_{O, max}$) With or without maximum external capacitance					3.0	% V _{O, set}
Over Temperature Protection	All	T _{ref} -				°C
(See Thermal Considerations section)	All	T _{ref} -				°C
PMBus Over Temperature Warning Threshold *	All	Twarn		115		°C
Tracking Accuracy (Power-Up: 2V/ms)	All	Vseq –Vo			100	mV
(Power-Down: 2V/ms)	All	VSEQ –Vo			200	mV
($V_{IN, min}$ to $V_{IN, max}$; $I_{O, min}$ to $I_{O, max}$ VSEQ < Vo)						
Input Undervoltage Lockout (Vout ≤ 3.3Vo)						
Turn-on Threshold	All			4.25		Vdc
Turn-off Threshold	All			4.05		Vdc
Hysteresis	All			0.2		Vdc
PMBus Adjustable Input Under Voltage Lockout Thresholds	All		4		14	Vdc
Resolution of Adjustable Input Under Voltage Threshold	All		250			mV
PGOOD (Power Good)						
Signal Interface Open Drain, $V_{supply} \leq 5VDC$						
Overvoltage threshold for PGOOD ON	All			108.33		%V _{O, set}
Overvoltage threshold for PGOOD OFF	All			112.5		%V _{O, set}
Undervoltage threshold for PGOOD ON	All			91.67		%V _{O, set}
Undervoltage threshold for PGOOD OFF	All			87.5		%V _{O, set}
Pulldown resistance of PGOOD pin	All			40	70	Ω
Sink current capability into PGOOD pin	All				5	mA

* Over temperature Warning – Warning may not activate before alarm and unit may shutdown before warning

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Digital Interface Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.


Parameter	Conditions	Symbol	Min	Тур	Max	Unit
PMBus Signal Interface Characteristics						
Input High Voltage (CLK, DATA)		Vih	2.1		3.6	V
Input Low Voltage (CLK, DATA)		VIL			0.8	V
Input high level current (CLK, DATA)		Ін	-10		10	μΑ
Input low level current (CLK, DATA)		lιι	-10		10	μΑ
Output Low Voltage (CLK, DATA, SMBALERT#)	Iout=2mA	Vol			0.4	V
Output high level open drain leakage current (DATA, SMBALERT#)	V _{OUT} =3.6V	I _{ОН}	0		10	μΑ
Pin capacitance		Co		0.7		pF
PMBus Operating frequency range	Slave Mode	Fрмв	10		400	kHz
Data hold time	Receive Mode Transmit Mode	thd:dat	0 300			ns
Data setup time		tsu:dat	250			ns
Measurement System Characteristics						
Output current measurement range		I _{RNG}	0		6	А
Output current measurement accuracy @12Vin, 25°C to 85°C		I _{ACC}	-7		7%	Max rated Current
Temperature measurement accuracy @12Vin, 0°C to 85°C		T _{ACC}		±5*		°C
V _{OUT} measurement range		V _{OUT(rng)}	0		6	V
V _{OUT} measurement accuracy		Vout, acc	-2		2	%


*Accuracy as per PWM Controller Datasheet


4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Characteristic Curves

The following figures provide typical characteristics for the 4A Digital PicoDLynxII[™] at 0.6Vo and 25°C.












Figure 2. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (1µs/div)

TIME, t (20µs /div)

Figure 3. Typical output ripple ($C_0=3x22\mu$ F ceramic, $V_{IN} = 12V$, $I_0 =$ Figure 4. Transient Response to Dynamic Load Change from 50% to $I_{0,max,}$).100% at 12Vin, Cout=4x47uF+2x330uF, CTune=15nF, RTune=300







Figure 6. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io,max).

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Characteristic Curves

GE

The following figures provide typical characteristics for the 4A Digital PicoDLynxII[™] at 1.2Vo and 25°C.








Figure 7. Converter Efficiency versus Output Current.




TIME, t (1µs/div)

Figure 8. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)







Figure 11. Typical Start-up Using On/Off Voltage (Io = Io,max). Figure 12. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io,max).

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Characteristic Curves

The following figures provide typical characteristics for the 4A Digital PicoDLynxII[™] at 1.8Vo and 25°C.







Figure 14. Derating Output Current versus Ambient Temperature


Figure 13. Converter Efficiency versus Output Current.



TIME, t (1µs/div)

TIME, t (20µs /div)

Figure 15. Typical output ripple and noise (C₀=3X22µF ceramic, V_{IN} Figure 16. Transient Response to Dynamic Load Change from 50% to = 12V, l₀ = l₀,max,). 100% at 12Vin, Cout=5x47uF, CTune=4.7nF, RTune=300



OUTPUT VOLTAGE INPUT VOLTAGE I



Figure 18. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io,max).

OUTPUT VOLTAGE Vo (V) (10mV/div)

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Characteristic Curves

The following figures provide typical characteristics for the 4A Digital PicoDLynxII[™] at 2.5Vo and 25°C.





Figure 19. Converter Efficiency versus Output Current.



TIME, t (1µs/div)






Figure 20. Derating Output Current versus Ambient Temperature and Airflow.




TIME, t (20µs /div)



INPUT VOLTAGE V_{IN} (V) (10V/div)

OUTPUT VOLTAGE

V_o (V) (1V/div)





TIME, t (2ms/div)

Figure 23. Typical Start-up Using On/Off Voltage (Io = Io,max).

NC

95

105

4A Digital PicoDLynxII[™]: Non-Isolated DC-DC Power Modules

5

4

3

2

1

0


65

OUTPUT CURRENT, Io (A)

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Characteristic Curves

The following figures provide typical characteristics for the 4A Digital PicoDLynxII[™] at 3.3Vo and 25°C.









Figure 26. Derating Output Current versus Ambient Temperature and Airflow.

85


AMBIENT TEMPERATURE, TA ^OC


75





TIME, t (20µs /div)












Figure 30. Typical Start-up Using Input Voltage (VIN = 12V, I₀ = lo,max).


4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Characteristic Curves


The following figures provide typical characteristics for the 4A Digital PicoDLynxII[™] at 5.0Vo and 25°C.









TIME, t (1µs/div)




AMBIENT TEMPERATURE, TA ^OC





TIME, t (20µs /div)

Figure 33. Typical output ripple and noise (C₀=3x22µF ceramic, VIN Figure 34 Transient Response to Dynamic Load Change from 50% = 12V, Io = Io,max,). to 100% at 12Vin, Cout=2x47uF, CTune=220pF, RTune=300








Figure 36. Typical Start-up Using Input Voltage (VIN = 12V, I₀ = lo,max).


4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Design Considerations

Input Filtering

The 4A Digital PicoDLynxII[™] module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 31 shows the input ripple voltage for various output voltages at 4A of load current with $1x22 \ \mu$ F or $2x22 \ \mu$ F ceramic capacitors and an input of 12V.



Output Voltage (Vdc)

Figure 37. Input ripple voltage for various output voltages with $1x22 \ \mu$ F or $2x22 \ \mu$ F ceramic capacitors at the input (4A load). Input voltage is 12V.

Output Filtering

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1 μF ceramic and 3x22 μF ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 32 provides output ripple information for different external capacitance values at various Vo and a full load current of 4A. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table. Optimal performance of the module can be achieved by using the Tunable Loop[™] feature described later in this data sheet.




Figure 38. Output ripple voltage for various output voltages with external 1x47 μ F, 2x47 μ F or 3x47 μ F ceramic capacitors at the output (4A load). Input voltage is 12V.

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL ANSI/UL 62368-1 and CAN/CSA C22.2 No. 62368-1 Recognized, DIN VDE 0868-1/A11:2017 (EN62368-1:2014/A11:2017)

For the converter output to be considered meeting the

Requirements of safety extra-low voltage (SELV) or ES1, the input must meet SELV/ES1 requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

An external 20A Littelfuse 456 series fast-acting fuse recommended on the ungrounded input lead.

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Analog Feature Descriptions

Remote On/Off

The module can be turned ON and OFF either by using the ON/OFF pin (Analog interface) or through the PMBus interface (Digital). The module can be configured in a number of ways through the PMBus interface to react to the two ON/OFF inputs:

- Module ON/OFF can be controlled only through the analog interface (digital interface ON/OFF commands are ignored)
- Module ON/OFF can be controlled only through the PMBus interface (analog interface is ignored)
- Module ON/OFF can be controlled by either the analog or digital interface

The default state of the module (as shipped from the factory) is to be controlled by the analog interface only. If the digital interface is to be enabled, or the module is to be controlled only through the digital interface, this change must be made through the PMBus. These changes can be made and written to non-volatile memory on the module so that it is remembered for subsequent use.

Analog On/Off


The 4A Digital PicoDLynxII[™] power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available. In the Positive Logic On/Off option, (device code suffix "4" – see Ordering Information), the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, (no device code suffix, see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.


For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 39. When the external transistor Q1 is in the OFF state, the internal PWM #Enable is pulled up internally, thus turning the module ON. When transistor Q1 is turned ON, the On/Off pin is pulled low, and consequently the internal PWM Enable signal is pulled low and the module is OFF.

For negative logic On/Off modules, the circuit configuration is shown in Fig. 40. The On/Off pin should be pulled high with an external pull-up resistor. When transistor Q2 is in the OFF state, the On/Off pin is pulled high, which pulls the internal ENABLE# High and the module is OFF. To turn the module ON, Q2 is turned ON pulling the On/Off pin low resulting in the PWM ENABLE# pin going Low. The maximum voltage allowed on the On/Off pin is 7V. If Vin is used as a source, then a suitable external resistor R1 must be used to ensure that the voltage on the On/Off pin does not exceed 7V.

Digital On/Off

Please see the Digital Feature Descriptions section.








Figure 40. Circuit configuration for using negative On/Off logic.

Monotonic Start-up and Shutdown

The module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

Startup into Pre-biased Output

The module can start into a prebiased output as long as the prebias voltage is 0.5V less than the set output voltage.

Analog Output Voltage Programming

The output voltage of the module is programmable to any voltage from 0.6dc to 5.5Vdc by connecting a resistor between the Trim and SIG_GND pins of the module. Certain restrictions apply on the output voltage set point depending on the input voltage. These are shown in the Output Voltage vs. Input

GE

4A Digital PicoDLynxII[™]: Non-Isolated DC-DC Power Modules

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Voltage Set Point Area plot in Fig. 35. The Upper Limit curve shows that for output voltages lower than 1V, the input voltage must be lower than the maximum of 14.4V. The Lower Limit curve shows that for output voltages higher than 3.3V, the input voltage needs to be higher than the minimum of 4.5V.





Figure 41. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.



Caution – Do not connect SIG_GND to GND elsewhere in the layout

Figure 42. Circuit configuration for programming output voltage using an external resistor.

Without an external resistor between Trim and SIG_GND pins, the output of the module will be 0.6Vdc. To calculate the value of the trim resistor, *Rtrim* for a desired output voltage, should be as per the following equation:

$$Rtrim = \left[\frac{12}{(Vo - 0.6)}\right] k\Omega$$

Rtrim is the external resistor in $k\boldsymbol{\Omega}$

Vo is the desired output voltage.

Table 1 provides Rtrim values required for some common output voltages.

Table 1						
V _{O, set} (V)	<i>Rtrim (</i> KΩ)					
0.6	Open					
0.9	40					
1.0	30					
1.2	20					
1.5	13.33					
1.8	10					
2.5	6.316					
3.3	4.444					
5.0	2.727					

Digital Output Voltage Adjustment

Please see the Digital Feature Descriptions section.

Remote Sense

The power module has a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the sense pins (VS+ and VS-). The voltage drop between the sense pins and the VOUT and GND pins of the module should not exceed 0.5V.

Analog Voltage Margining

Output voltage margining can be implemented in the module by connecting a resistor, R_{margin-up}, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, R_{margin-down}, from the Trim pin to output pin for margining-down. Figure 43 shows the circuit configuration for output voltage margining. The POL Programming Tool or Power Module Wizard(PMW), available at www.gecriticalpower.com under the Downloads section, also calculates the values of R_{margin-up} and R_{margin-down} for a specific output voltage and % margin. Please consult your local GE technical representative for additional details.




Figure 43. Circuit Configuration for margining Output voltage.

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Digital Output Voltage Margining

Please see the Digital Feature Descriptions section.

Output Voltage Sequencing

The power module includes a sequencing feature, EZ-SEQUENCE that enables users to implement various types of output voltage sequencing in their applications. This is accomplished via an additional sequencing pin. When not using the sequencing feature, leave it unconnected.

When an analog voltage is applied to the SEQ pin, the output voltage tracks this voltage until the output reaches the setpoint voltage. The final value of the SEQ voltage must be set higher than the set-point voltage of the module. The output voltage follows the voltage on the SEQ pin on a one-to-one basis. By connecting multiple modules together, multiple modules can track their output voltages to the voltage applied on the SEQ pin.

For proper voltage sequencing, first, input voltage is applied to the module. The On/Off pin of the module is left unconnected (or tied to GND for negative logic modules or tied to V_{IN} for positive logic modules) so that the module is ON by default. After applying input voltage to the module, a minimum 10msec delay is required before applying voltage on the SEQ pin. This delay gives the module enough time to complete its internal power-up soft-start cycle. During the delay time, the SEQ pin should be held close to ground (nominally 50mV \pm 20 mV). This is required to keep the internal op-amp out of saturation thus preventing output overshoot during the start of the sequencing ramp. By selecting resistor R1 (see fig. 44) according to the following equation

$$R1 = \frac{26150}{6.5 - 0.05} = 4052$$
 ohms, (4.02K Std.)

the voltage at the sequencing pin will be 50mV when the sequencing signal is at zero.




Figure 44. Circuit showing connection of the sequencing signal to the SEQ pin.

After the 10msec delay, an analog voltage is applied to the SEQ pin and the output voltage of the module will track this voltage on a one-to-one volt bases until the output reaches the set-point voltage. To initiate simultaneous shutdown of the modules, the SEQ pin voltage is lowered in a controlled manner. The output voltage of the modules tracks the voltages below their set-point voltages on a one-to-one basis. A valid input voltage must be maintained until the tracking and output voltages reach ground potential.

When using the EZ-SEQUENCE[™] feature to control start-up of the module, pre-bias immunity during start-up is disabled. The pre-bias immunity feature of the module relies on the module being in the diode-mode during start-up. When using the EZ-SEQUENCE[™] feature, modules goes through an internal set-up time of 10msec, and will be in synchronous rectification mode when the voltage at the SEQ pin is applied. This will result in the module sinking current if a pre-bias voltage is present at the output of the module. When pre-bias immunity during start-up is required, the EZ-SEQUENCE[™] feature must be disabled. For additional guidelines on using the EZ-SEQUENCE[™] feature please refer to Application Note AN04-008 "Application Guidelines for Non-Isolated Converters: Guidelines for Sequencing of Multiple Modules", or contact the GE technical representative for additional information.

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range.

Digital Adjustable Overcurrent Warning

Please see the Digital Feature Descriptions section.

Overtemperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the over-temperature threshold of $120^{\circ}C$ (typ) is exceeded at the thermal reference point T_{ref}.Please refer to Electrical characteristic table, over-temperature section on page 5. Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

Digital Temperature Status via PMBus

Please see the Digital Feature Descriptions section.

Digitally Adjustable Output Over and Under Voltage Protection

Please see the Digital Feature Descriptions section.

Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Digitally Adjustable Input Undervoltage Lockout Please see the Digital Feature Descriptions section.

Digitally Adjustable Power Good Thresholds

Please see the Digital Feature Descriptions section.

Synchronization

The module switching frequency can be synchronized to a signal with an external frequency within a specified range. Synchronization can be done by using the external signal applied to the SYNC pin of the module as shown in Fig. 45, with the converter being synchronized by the rising edge of the external signal. The module switches at half the SYNC frequency. The Electrical Specifications table specifies the requirements of the external SYNC signal. If the SYNC pin is not used, the module will free run at the default switching frequency. **If synchronization is not being used, connect the SYNC pin to SIG_GND**.




Figure 45. External source connections to synchronize switching frequency of the module.

Measuring Output Current and Output Voltage

Please see the Digital Feature Descriptions section.

Dual Layout

Identical dimensions and pin layout of Analog and Digital PicoDLynxII modules permit migration from one to the other without needing to change the layout. In both cases the trim resistor is connected between trim and signal ground. The output of the analog module cannot be trimmed down to 0.51V

Tunable Loop[™]

The module has a feature that optimizes transient response of the module called Tunable LoopTM.

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise (see Figure 38) and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable LoopTM allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable LoopTM is implemented by connecting a series R-C between the VS+ and TRIM pins of the module, as shown in Fig. 46. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.




Figure. 46. Circuit diagram showing connection of R_{TUME} and C_{TUNE} to tune the control loop of the module.

Recommended values of R_{TUNE} and C_{TUNE} for different output capacitor combinations are given in Tables 2 and 3. Table 3 shows the recommended values of R_{TUNE} and C_{TUNE} for different values of ceramic output capacitors up to 1000uF that might be needed for an application to meet output ripple and noise requirements. Selecting R_{TUNE} and C_{TUNE} according to Table 3 will ensure stable operation of the module. In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of R_{TUNE} and C_{TUNE} in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 3.5A to 4A step change (50% of full load), with an input voltage of 12V.

Please contact your GE technical representative to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values.

Table 2. General recommended values of of R_{TUNE} and C_{TUNE} for Vin=12V and various external ceramic capacitor combinations.

Со	4x47μF	6x47μF	8x47μF	10x47µF	20x47µF
RTUNE	300	300	300	300	300
CTUNE	220p	330p	390p	470p	1.8n

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Vo	5V	3.3V	2.5V	1.8V	1.2V	0.6V
Co	2x47uf	3x47uF	3x47uF	5x47uF	8x47uF	4x47uF + 2x330uF
RTUNE	300	300	300	300	300	300
CTUNE	220pF	470pF	1500pF	1800pF	4.7nF	15nF
ΔV	67mV	51mV	35mV	29mV	18mV	9mV

Table 3. Recommended values of R_{TUNE} and C_{TUNE} to obtain transient deviation of 2% of Vout for a 10A step load with Vin=12V.

Note: The capacitors used in the Tunable Loop tables are 47 μ F/3 m Ω ESR ceramic and 330 μ F/12 m Ω ESR polymer capacitors.

Power Module Wizard

GE offers a free web based easy to use tool that helps users simulate the Tunable Loop performance of the PJT004. Go to <u>http://ge.transim.com/pmd/Home</u> and sign up for a free account and use the module selector tool. The tool also offers downloadable Simplis/Simetrix models that can be used to assess transient performance, module stability, etc.

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Digital Feature Descriptions

PMBus Interface Capability

The 4A Digital PicoDLynxII[™] power modules have a PMBus interface that supports both communication and control. The PMBus Power Management Protocol Specification can be obtained from <u>www.pmbus.org</u>. The modules support a subset of version 1.1 of the specification (see Table 6 for a list of the specific commands supported). Most module parameters can be programmed using PMBus and stored as defaults for later use.


All communication over the module PMBus interface must support the Packet Error Checking (PEC) scheme. The PMBus master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the module.

The module also supports the SMBALERT# response protocol whereby the module can alert the bus master if it wants to talk. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

The module has non-volatile memory that is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory, only those specifically identified as capable of being stored can be saved (see Table 6 for which command parameters can be saved to non-volatile storage).

PMBus Data Format

For commands that set thresholds, voltages or report such quantities, the module supports the "Linear" data format among the three data formats supported by PMBus. The Linear Data Format is a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent. The format of the two data bytes is shown below:



The value is of the number is then given by

Value = Mantissa x 2 Exponent

PMBus Addressing

The power module can be addressed through the PMBus using a device address. The module has 64 possible addresses (0 to 63 in decimal) which can be set using resistors connected from the ADDR0 and ADDR1 pins to GND. Note that some of these addresses (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 12, 40, 44, 45, 55 in decimal) are reserved according to the SMBus specifications and may not be useable. The address is set in the form of two octal (0 to 7) digits, with each pin setting one digit. The ADDR1 pin sets the high order digit and ADDR0 sets the low order digit. The resistor values suggested for each digit are shown in Table 4 (1% tolerance resistors are recommended). Note that if either address resistor value is outside the range specified in Table 4, the module will respond to address 127.

Table 4

Digit	Resistor Value (KΩ)
0	11
1	18.7
2	27.4
3	38.3
4	53.6
5	82.5
6	127
7	187

The user must know which I²C addresses are reserved in a system for special functions and set the address of the module to avoid interfering with other system operations. Both 100kHz and 400kHz bus speeds are supported by the module. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, <u>smbus.org</u>.




Figure 47. Circuit showing connection of resistors used to set the PMBus address of the module.

Operation (01h)

This is a paged register. The OPERATION command can be use to turn the module on or off in conjunction with the ON/OFF pin input. It is also used to margin up or margin down the output voltage

PMBus Enabled On/Off

The module can also be turned on and off via the PMBus interface. The OPERATION command is used to actually turn the module on and off via the PMBus, while the ON_OFF_CONFIG command configures the combination of analog ON/OFF pin input and PMBus commands needed to turn the module on and off. Bit [7] in the OPERATION command data byte enables the module, with the following functions:

0 : Οι	tput is disabled
--------	------------------

1 : Output is enabled

This module uses the lower five bits of the ON_OFF_CONFIG data byte to set various ON/OFF options as follows:

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Bit Position	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r
Function	PU	CMD	CPR	POL	CPA
Default Value	1	0	1	1	0

PU: Sets the default to either operate any time input power is present or for the ON/OFF to be controlled by the analog ON/OFF input and the PMBus OPERATION command. This bit is used together with the CP, CMD and ON bits to determine startup.

Bit Value	Action
0	Module powers up any time power is present regardless of state of the analog ON/OFF pin
1	Module does not power up until commanded by the analog ON/OFF pin and the OPERATION command as programmed in bits [2:0] of the ON_OFF_CONFIG register.

CMD: The CMD bit controls how the device responds to the OPERATION command.

Bit Value	Action
0	Module ignores the ON bit in the OPERATION
0	command
1	Module responds to the ON bit in the
1	OPERATION command

CPR: Sets the response of the analog ON/OFF pin. This bit is used together with the CMD, PU and ON bits to determine startup.

Bit Value	Action
	Module ignores the analog ON/OFF pin, i.e.
0	ON/OFF is only controlled through the
	PMBUS via the OPERATION command
1	Module requires the analog ON/OFF pin to
T	be asserted to start the unit

CPA: Sets the action of the analog ON/OFF pin when turning the controller OFF. This bit is internally read and cannot be modified by the user

PMBus Adjustable Soft Start Rise Time

The soft start rise time can be adjusted in the module via PMBus. When setting this parameter, make sure that the charging current for output capacitors can be delivered by the module in addition to any load current to avoid nuisance tripping of the overcurrent protection circuitry during startup. The TON_RISE command sets the rise time in ms, and allows choosing soft start times between 600µs and 9ms, with possible values listed in Table 5. Note that the exponent is fixed at -4 (decimal) and the upper two bits of the mantissa are also fixed at 0.

Table 5

Rise Time	Exponent	Mantissa
600µs	11100	0000001010
900µs	11100	0000001110
1.2ms	11100	0000010011
1.8ms	11100	00000011101
2.7ms	11100	00000101011
4.2ms	11100	00001000011
6.0ms	11100	00001100000
9.0ms	11100	00010010000

GE

4A Digital PicoDLynxII[™]: Non-Isolated DC-DC Power Modules

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Output Voltage Adjustment Using the PMBus

The VREF_TRIM parameter is important for a number of PMBus commands related to output voltage trimming, and margining. Each of the 2 output voltages of the module can be set as the combination of the voltage divider formed by RTrim and a $20k\Omega$ upper divider resistor inside the module, and the internal reference voltage of the module. The reference voltage VREF is be nominally set at 600mV, and the output regulation voltage is then given by:

$$V_{OUT} = \left[\frac{20000 + RTrim}{RTrim}\right] \times V_{REF}$$

Hence the module output voltage is dependent on the value of RTrim which is connected external to the module.

The VREF_TRIM parameter is used to apply a fixed offset voltage to the reference voltage can be specified using the "Linear" format and two bytes. The exponent is fixed at -9 (decimal). The resolution of the adjustment is 7 bits, with a resulting step size of approximately 0.4%. The maximum trim range is -20% to +10% of the nominal reference voltage(600mV) in 2mV steps. Possible values range from -120mV to +60mV. The exception is at 0.6Vout where the allowable trim range is only -90mV to +60mV to prevent the module from operating at lower than 0.51Vdc. When trimming the voltage below 0.6V, the module max. input voltage operating point also reduces proportionally. As shown earlier in Fig.41, the maximum permissible input voltage is 13V. For any voltage trimmed below 0.6V, the maximum input voltage will have to be reduced by the same factor.

When PMBus commands are used to trim or margin the output voltage, the value of V_{REF} is what is changed inside the module, which in turn changes the regulated output voltage of the module.

The nominal output voltage of the module is adjustable with a minimum step size of 0.4% over a +10% to -20% range from nominal using the VREF_TRIM command over the PMBus.

The VREF_TRIM command can be used to apply a fixed offset voltage to either of the output voltage command value using the "Linear" mode with the exponent fixed at -9 (decimal). The value of the offset voltage is given by

$$V_{REF(offset)} = VREF _TRIM \times 2^{-9}$$

This offset voltage is added to the voltage set through the divider ratio and nominal V_{REF} to produce the trimmed output voltage. If a value outside of the +10%/-20% adjustment range is given with this command, the module will set it's output voltage to the upper or lower limit value (as if VOUT_TRIM, assert SMBALRT#, set the CML bit in STATUS_BYTE and the invalid data bit in STATUS_CML.

Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 20mV.

• The internal reference voltage is 0.6V. So we need to determine how the 20mV translates to a change in the internal reference voltage.

- Divider Ratio = Vref/Vout = 0.6/1.8 = 0.33
- Hence a 20mV change at 1.8Vo requires a 0.33x20mV = 6.6mV change in the reference voltage.
- Vref(offset) = (6.6)/1000 = 0.0066 Volts (- sign since we are trimming down)
- Vref(offset) = Vref_Trim x 2 -9
- V_{ref_Trim} = V_{ref(offset)} x 512
- V_{ref_Trim} = -0.0066 x 512 = -3.3 = -3 (rounded to nearest integer

Output Voltage Margining Using the PMBus

The module can also have its output margined via PMBus commands. The command STEP_VREF_MARGIN_HIGH will set the margin high voltage, while the command STEP_VREF_MARGIN_LOW sets the margin low voltage. Both the STEP_VREF_MARGIN_LOW commands will use the "Linear" mode with the exponent fixed at -9 (decimal). Two bytes are used for the mantissa with the upper bit [7] of the high byte fixed at 0. The actual margined output voltage is a combination of the STEP_VREF_MARGIN_LOW and the VREF_TRIM values as shown below. The net permissible voltage range change is - 30% to +10% for the margin high command and -20% to 0% for the margin low command

$V_{REF(MH)} =$

$(STEP_VREF_MARGIN_HIGH+VREF_TRIM) \times 2^{-9}$

Applications Example

For a design where the output voltage is 1.2V and the output needs to be trimmed up by 100mV (within 10% of Vo).
The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.

- Divider Ratio = Vref/Vout = 0.6/1.2 = 0.5
- Hence a 100mV change at 1.2Vo requires a 0.5x100mV = 50mV change in the reference voltage.
- V_{REF(MH)} = (50)/1000 = 0.05 Volts
- V_{REF(MH)} = (Step_V_{ref_margin_high} + V_{ref_trim}) x 2 ⁻⁹
- Assume V_{ref_Trim} = 0 here
- Step_Vref_margin_high = VREF(MH) x 512
- Step_V_{ref_margin_high} = 0.05 x 25.6 = 26 (rounded to nearest integer

$V_{REF(ML)} =$

$(STEP_VREF_MARGIN_LOW + VREF_TRIM) \times 2^{-9}$

Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 100mV (within -20% of Vo). • The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.

• Divider Ratio = Vref/Vout = 0.6/1.8 = 0.33

GE

4A Digital PicoDLynxII[™]: Non-Isolated DC-DC Power Modules

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

- Hence a 100mV change at 1.2Vo requires a 0.33x100mV = 33mV change in the reference voltage.
- V_{REF(MH)} = -(33)/1000 = -0.033 Volts (- sign since we are margining down)
- VREF(ML) = (Step_Vref_margin_low + Vref_trim) x 2 -9
- Assume V_{ref_Trim} = 3 here (from V _{Ref_Trim} example earlier)
- Step_Vref_margin_low = VREF(ML) x 512 Vref_trim
- Step_V_{ref_margin_low} = -0.033 x 512 (-3) = -16.9+3 = -13.9 = -14 (rounded to nearest integer

The module will support the margined high or low voltages using the OPERATION command. Bits [5:2] are used to enable margining as follows:

•	00XX	:	Margin Off
•	0101	:	Margin Low (Act on Fault)
•	0110	:	Margin Low (Act on Fault)
•	1001	:	Margin High (Act on Fault)
•	1010	:	Margin High (Act on Fault)

PMBus Adjustable Overcurrent Warning

The module can provide an overcurrent warning via the PMBus. The threshold for the overcurrent warning can be set using the parameter IOUT_OC_WARN_LIMIT. This command uses the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte represent the mantissa. The exponent is fixed at -1 (decimal). The upper five bits of the mantissa are fixed at 0 while the lower six bits are programmable with a default value of 19A (decimal). The resolution of this warning limit is 500mA. The value of the IOUT_OC_WARN_LIMIT can be stored to non-volatile memory using the STORE_DEFAULT_ALL command

Temperature Status via PMBus

The module will provide information related to temperature of the module through the READ_TEMPERATURE_2 command. The command returns external temperature in degrees Celsius. This command will use the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte will represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte will represent the mantissa. The exponent is fixed at 0 (decimal). The lower 11 bits are the result of the ADC conversion of the external temperature

PMBus Adjustable Output Over, Under Voltage Protection and Power Good

The module has a common command to set the PGOOD, VOUT_UNDER_VOLTAGE(UV) and VOUT_OVER_VOLTAGE (OV) limits as a percentage of nominal. Refer to Table 6 of the next section for the available settings. The PMBus command VOUT_OVER_VOLTAGE (OV) is used to set the output over voltage threshold from two possible values: +12.5% or +16.67% of the commanded output voltage for each output.

The module provides a Power Good (PGOOD) that is implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal is de-asserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going outside the specified thresholds. The PGOOD thresholds are user selectable via the PMBus (the default values are as shown in the Feature Specifications Section). Each threshold is set up symmetrically above and below the nominal value. The PGL (POWERGOODLOW) command will set the output voltage level above which PGOOD is asserted (lower threshold). The PGH(POWERGOODHIGH) command will set the level above which the PGOOD command is de-asserted. This command will also set two thresholds symmetrically placed around the nominal output voltage. Normally, the PGL threshold is set higher than the PGH threshold.

The PGOOD terminal can be connected through a pullup resistor (suggested value 100K Ω) to a source of 5VDC or lower. The current through the PGood terminal should be limited to a max value of 5mA

PMBus Adjustable Input Undervoltage Lockout

The module allows for adjustment of the input under voltage lockout and hysteresis. The command VIN_ON allows setting the input voltage turn on threshold for each output, while the VIN_OFF command will set the input voltage turn off threshold. For the VIN_ON command, possible values are 4.25V to 16V in variable steps. For the VIN_OFF command, possible values are 4V to 15.75V in 0.5V steps. If other values are entered for either command, they is mapped to the closest of the allowed values.

Both the VIN_ON and VIN_OFF commands use the "Linear" format with two data bytes. The upper five bits will represent the exponent (fixed at -2) and the remaining 11 bits will represent the mantissa. For the mantissa, the four most significant bits are fixed at 0.

Measurement of Output Current and Voltage

The module is capable of measuring key module parameters such as output current and voltage and providing this information through the PMBus interface.

Measuring Output Current Using the PMBus

The module measures current by using the inductor winding resistance as a current sense element. The inductor winding resistance is then the current gain factor used to scale the measured voltage into a current reading. This gain factor is the argument of the IOUT_CAL_GAIN command, and consists of two bytes in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at -4 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa. During manufacture, each module is calibrated by measuring and storing the current gain factor

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

into non-volatile storage. DONOT CHANGE THE FACTORY PROGRAMMED VALUE

The current measurement accuracy is also improved by each module being calibrated during manufacture with the offset in the current reading. The IOUT_CAL_OFFSET command is used to store and read the current offset. The argument for this command consists of two bytes composed of a 5-bit exponent (fixed at -4d) and a 11-bit mantissa. This command has a resolution of 62.5mA and a range of -4000mA to +3937.5mA. DONOT CHANGE THE FACTORY PROGRAMMED VALUE.

The READ_IOUT command provides module average output current information. This command only supports positive or current sourced from the module. If the converter is sinking current a reading of 0 is provided. The READ_IOUT command returns two bytes of data in the linear data format. The resolution of the command is 62.5mA. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at -4 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa with the 11th bit fixed at 0 since only positive numbers are considered valid.

Measuring Output Voltage Using the PMBus

The module provides output voltage information using the READ_VOUT command for each output. In this module the output voltage is sensed at the remote sense amplifier output pin so voltage drop to the load is not accounted for. The command will return two bytes of data all representing the mantissa while the exponent is fixed at -9 (decimal).

Reading the Status of the Module using the PMBus

The module supports a number of status information commands implemented in PMBus. However, not all features are supported in these commands. A 1 in the bit position indicates the fault that is flagged.

STATUS_BYTE : Returns one byte of information with a summary of the most critical device faults.

Bit Position	Flag	Default Value
7	Х	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

STATUS_WORD : Returns two bytes of information with a summary of the module's fault/warning conditions.

Low	Byte	

Bit Flag Default Position Value

7	Х	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

High Byte

Bit Position	Flag	Default Value
7	VOUT fault or warning	0
6	IOUT fault or warning	0
5	Х	0
4	MFR	0
3	POWER_GOOD# (is negated)	0
2	Х	0
1	Х	0
0	Х	0

STATUS_VOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	Default Value
7	VOUT OV Fault	0
6	Х	0
5	х	0
4	VOUT UV Fault	0
3	Х	0
2	Х	0
1	Х	0
0	Х	0

STATUS_IOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	Default Value
7	IOUT OC Fault	0
6	Х	0
5	IOUT OC Warning	0
4	Х	0
3	Х	0
2	Х	0
1	Х	0
0	Х	0

STATUS_TEMPERATURE : Returns one byte of information relating to the status of the module's temperature related faults.

Bit Position	Flag	Default Value
7	OT Fault	0
6	OT Warning	0
5	Х	0

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

4	Х	0
3	Х	0
2	Х	0
1	Х	0
0	Х	0

STATUS_CML : Returns one byte of information relating to the status of the module's communication related faults.

Bit Position	Flag	Default Value					
7	Invalid/Unsupported Command	0					
6	Invalid/Unsupported Command	0					
5	5 Packet Error Check Failed						
4	Memory Fault Detected	0					
3	Х	0					
2	Х	0					
1	Other Communication Fault	0					
0	Х	0					

MFR_VIN_MIN : Returns minimum input voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -2, and lower 11 bits are mantissa in two's complement format – fixed at 12)

MFR_VOUT_MIN : Returns minimum output voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -10, and lower 11 bits are mantissa in two's complement format – fixed at 614)

MFR_SPECIFIC_00 : Returns information related to the type of module and revision number. Bits [7:2] in the Low Byte indicate the module type (010101 corresponds to the PJT004 series of module), while bits [7:3] indicate the revision number of the module.

Bit Position	Flag	Default Value
7:2	Module Name	010101
1:0	Reserved	10

High	Byte
i iigii	Dyte

Bit Position	Flag	Default Value
7:3	Module Revision Number	None
2:0	Reserved	000

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Summary of Supported PMBus Commands

Please refer to the PMBus 1.1 specification for more details of these commands.

Table 6

01 OPERATION Turn Module on or 67. Also used to margin the output voltage 01 OPERATION Bit Position 7 6 5 1 0 <	Hex Code	Command			Br	ief Desc	ription					Non-Volatile Memory Storage				
Image: 1000000000000000000000000000000000000	Code		Turn Module on or o	Turn Module on or off. Also used to margin the output voltage												
Image: state in the s									-							
01 OPERATION Access Invoition I/W				7	6	1		1		1	0					
Image: Constraint value Image: Constraint value Image: Constraint value Image: Constraint value 01 OPERATION Bit 7: 0 Output switching disabled Bit 7: 0 Output switching disabled Bit 7: 0 Output switching disabled 01 Digit 1 Output switching enabled Margin: Constraint of Constraints X x x 02 ON_OFF_CONFIG End Status Configures the OW/OFF (nucleonality as a combination of analog ON/OFF pin and PMEus commands. VES 02 ON_OFF_CONFIG End Position 7 6 5 4 3 2 1 0 03 CLEAR_FAULTS Configures the OW/OFF (nucleonality as a combination of analog ON/OFF pin and PMEus commands. PMEus commands. VES 03 CLEAR_FAULTS Clear any flaut bits that may have been set, also releases the SMBALERT# signal if the device has been assering t: Used to control writing to the module value MBus. Copies the current register setting in the module value command code matches the value in the data byte into non-volatile memory (EEPROM) on the module value MBus. Copies the current register setting in the Clear any flaut bits that may have been set, also releases the SMBALERT# signal if the device has a permitted in bits or bit? 1 Diables if the module value MBus. Copies the current register settigeted lineally End anaint the module																
01 OPERATION Default Yale 0 0 0 0 0 x x 01 OPERATION BIT. FO Output switching diabled						17 00	,		1/ 00							
01 OPERATION BIT.7:0 Output switching disabled Image: Construct of Constructions analysis of Constructions analysis of Constructions analysis of Constructions and Constru						0			0							
1 0.toput switching enabled Margin: 00XX Margin Low (At on fault) 1010 Margin Low (At on fault) 1010 Margin High (At on fault) reference 02 ON_OFF_CONFIG Configures the ON/OFF functionality as a combination of analog ON/OFF pin and PMBus commands reference 03 CLEAR_FAULTS Configures the ON/OFF functionality as a combination of analog ON/OFF pin and PMBus commands reference 03 CLEAR_FAULTS Clean of the top of the one of t	01	OPERATION		-	-	Ū	Ū	Ŭ	Ũ	~	~					
10 WRITE_PROTECT WRITE_PROTECT WRITE_PROTECT WRITE_ROTECT VES 10 WRITE_PROTECT Stores all of the current storable register settings in the EEPROM memory as the new defaults on power up YES 10 WRITE_USER_ALL Stores all of the current storable register settings from the non-volatile memory (EEPROM) not be solved while the device is actively switching YES 11 CAPABILITY Stores all of the current storable register settings in the EEPROM memory as the new defaults on power up YES																
10 WRITE_PROTECT 0101 Margin Low (Act on fault) 1010 Margin High (Act on fault) 1010 WRITE_PROTECT YES 1010 Margin Link (Act on fault) 1010 WRITE_PROTECT Clean Y fault bits Hat may have been set, also releases the SMBALERT# signal if the device has been asserting it. 1010 WRITE_PROTECT YES 1010 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 1010 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 1010 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 1010 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 1010 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 1010 WRITE_PROTECT Bit Position																
0110 Margin Low (Act on fault) 1001 Margin High (Act on fault) 1010 Margin High (Act on fault) 1010 Margin High (Act on fault) Configures the 0V/OFF functionality as a combination of analog ON/OFF pin and PMBus commands YES 02 ON_OFF_CONFIG Efformat Unsigned Binary Refer to Page 19 for details on pu, comd, cpr, pol and cpr																
1010 Margin High (Act on fault) 02 ON_OFF_CONFIG Configures the ON/OFF functionality as a combination of analog ON/OFF pin and PMBus commands Format Unsigned Binary 10 DN_OFF_CONFIG Entropy of the commands of the one of the command of the comma			-													
02 ON_OFF_CONFIG Configures the ON/OFF functionality as a combination of analog ON/OFF pin and PMBus commands 03 CLEAR_FAULTS Format Unsigned Binary 03 CLEAR_FAULTS Clear any fault bits that may have been set, also releases the SMBALERT# signal if the device has been asserting it. VES 03 CLEAR_FAULTS Clear any fault bits that may have been set, also releases the SMBALERT# signal if the device has been asserting it. Vest to control writing to the module via PMBus. Copies the current register setting in the module whose command code matches the value in the data byte into non-volatile memory (EEPROM) on the module Vest to control writing to the module with the data byte into non-volatile memory (EEPROM) on the module 10 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 10 WRITE_PROTECT Bit Social writes as permitted in bits or bit 7 Vestgend Binary Vestgend Binary Vestgend Binary 10 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 10 WRITE_PROTECT Bit Position 17 1 Disables all writes except the WRITE_PROTECT YES 10 WRITE_PROTECT Bit So C- Enables all writes except for the WRITE_PROTECT, PAGE and OPERATION aman			1001 Margi	n High (Act on f	ault)										
02 ON_OFF_CONFIG PMBus commands 603 CLEAR_FAULTS Format Function X X X Yes 03 CLEAR_FAULTS Clear any fault bits that may have been set, also releases the SMBALERT# signal if the device has been asserting it. Clear any fault bits that may have been set, also releases the SMBALERT# signal if the device has been asserting it. Yes 10 WRITE_PROTECT Clear any fault bits that may have been set, also releases the SMBALERT# signal if the device has been asserting it. Yes 10 WRITE_PROTECT Edit construit writing to the module via PMBus. Copies the current register setting in the module whole command code matches the value in the data byte into non-volatile memory (EEPROM) on the module. Yes 10 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 10 WRITE_PROTECT Bit So - Enables all writes as permitted in bits or bit? Yes Yes 110 WRITE_PROTECT Bit So - Enables all writes except for the WRITE_PROTECT, PAGE OPERATION and ON_OFF_CONFIG (bit 6 and bit? must be 0) Yes 110 WRITE_PROTECT Stores all writes as a permitted in bits or bit? Yes 115 STORE_USER_ALL Stores all of the current storable register settings in the EE				1010 Margin High (Act on fault)												
02 ON_OFF_CONFIG Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 03 CLEAR_FAULTS Perfault Value 0 0 1 0 1 1 <t< td=""><td></td><td></td><td></td><td>OFF fund</td><td>ctionalit</td><td>y as a co</td><td>ombinat</td><td>ion of a</td><td>nalog O</td><td>N/OFF p</td><td>oin and</td><td></td></t<>				OFF fund	ctionalit	y as a co	ombinat	ion of a	nalog O	N/OFF p	oin and					
02 ON_OFF_CONFIG Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r 0																
02 ON_OFF_CONFIG Access r r r r r r r r r r r r r r r r r r			Format			1	-	1								
Image: State of the state	02	ON OFE CONFIG	Bit Position	7	6	5					0	YES				
Default Value 0 0 1 0 1 1 0 03 CLEAR_FAULTS Clear any fault bits that may have been set, also releases the SMBALERT# signal if the device has been asserting it. Used to control writing to the module via PMBus. Copies the current register setting in the module whose command code matches the value in the data byte into non-volatile memory (EEPROM) on the module. 10 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 10 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 10 WRITE_PROTECT Bit Co-Inables all writes as permitted in bits or bit7 1 Disables all writes except the WRITE_PROTECT, PAGE OPERATION and ON_OFF_CONFIG (bit 6 and bit7 must be 0) YES 11 Disables all writes as permitted in bits or bit7 1 1 Disables all writes except for the WRITE_PROTECT, PAGE and OPERATION commands (bits and bit7 must be 0) YES 15 STORE_USER_ALL Stores all of the current storable register settings in the EEPROM memory as the new defaults on power up 16 RESTORE_USER_ALL Restores all of the storable register settings from the non-volatile memory	02		Access				r/w	r/w	r/w	r/w	r	125				
Refer to Page 19 for details on pu, cmd, cpr, pol and cpa 03 CLEAR_FAULTS Clear any fault bits that may have been set, also releases the SMBALERT# signal if the device has been asserting it. Used to control writing to the module via PMBus. Copies the current register setting in the module whose command code matches the value in the data byte into non-volatile memory (EEPROM) on the module 10 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 10 WRITE_PROTECT Bit 5: 0 - Enables all writes as permitted in bit6 or bit7 X							pu		cpr	pol						
03 CLEAR_FAULTS Clear any fault bits that may have been set, also releases the SMBALERT# signal if the device has been asserting it. 10 Used to control writing to the module via PMBus. Copies the current register setting in the module whose command code matches the value in the data byte into non-volatile memory (EEPROM) on the module The module 10 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 10 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 10 WRITE_PROTECT Bit Costion 7 6 5 4 3 2 1 0 10 WRITE_PROTECT Default Value 0 0 0 x				-	-	-		-	1	1	0					
03 CLEAR_PAULIS the device has been asserting it. 10 Used to control writing to the module wide PMBus. Copies the current register setting in the module whose command code matches the value in the data byte into non-volatile memory (EEPROM) on the module. Image: Copies the current register setting in the module whose command code matches the value in the data byte into non-volatile memory (EEPROM) on the module. 10 WRITE_PROTECT Image: Copies the current register setting in the common volatile memory (EEPROM) on the module. YES 10 WRITE_PROTECT BitS: 0 - Enables all writes as permitted in bitS or bit7 1 - Disables all writes except the WRITE_PROTECT, PAGE OPERATION and ON_OFF_CONFIG (bit 6 and bit7 must be 0) YES 11 - Disables all writes except the WRITE_PROTECT, PAGE and OPERATION commands (bit5 and bit7 must be 0) PROTECT 15 STORE_USER_ALL Stores all of the current storable register settings in the EEPROM memory as the new defaults on power up 16 RESTORE_USER_ALL Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY This command helps the host system/GUI/CLI determine key capabilities of the module 19 CAPABILITY Persition 7 < 6 / 5 / 4 / 3 / 2 / 1 / 0 / 0 / 0 / 0 / 0 / 0 / 0 / 0 / 0								•								
19 CAPABILITY 19 CAPABILITY 19 CAPABILITY 19 CAPABILITY	03	CLEAR FALLITS				een set,	also re	leases tl	ne SMB/	ALERT# s	signal if					
10 WRITE_PROTECT Setting in the module whose command code matches the value in the data byte into non-volatile memory (EEPROM) on the module. Image: Comman interval into the module. 10 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 10 WRITE_PROTECT Bit Social Value 0 0 0 x	05		the device has been	assertir	ng it.											
10 WRITE_PROTECT Format Usigned Binary 10 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 10 WRITE_PROTECT BitS: 0 - Enables all writes as permitted in bit6 or bit7 1 0 <t< td=""><td></td><td></td><td>Used to control writ</td><td>ing to th</td><td>ne modu</td><td>ule via P</td><td>MBus. (</td><td>Copies th</td><td>ne curre</td><td>nt regis</td><td>ter</td><td></td></t<>			Used to control writ	ing to th	ne modu	ule via P	MBus. (Copies th	ne curre	nt regis	ter					
10 WRITE_PROTECT Format Unsigned Binary 10 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 10 WRITE_PROTECT Bit Societion 7 6 5 4 3 2 1 0 10 WRITE_PROTECT Bit Societion 7 6 5 4 3 2 1 0 11 Default Value 0 0 0 0 x x x x x 11 Disbite 0 0 0 x x x x x 12 Disbite 0 0 0 x x x x x 11 Disbite 0 0 0 x x x x x 13 Disbite 0 0 0 0 0 0 0 0 14 Disbles all writes as permitted in bits nutle 0 0 0 0 0 14 Disbles all writes as permitted in bits nutle 0 0 0 0 0 15 STORE_USER_ALL Stores all of the current s			•													
10 WRITE_PROTECT Bit Position 7 6 5 4 3 2 1 0 10 WRITE_PROTECT BitS: 0: r/w r/w r/w r/w x																
10 WRITE_PROTECT Access r/w						1		d Binar								
10 WRITE_PROTECT Function bit7 bit6 bit5 X <			Bit Position				4	3	2	1	0					
10 WRITE_PROTECT Default Value 0 0 x																
10 WRITE_PROTECT Bit5: 0 - Enables all writes as permitted in bit6 or bit7 YES 11 Disables all writes as permitted in bit6 or bit7 1 - Disables all writes except the WRITE_PROTECT, PAGE OPERATION and ON_OFF_CONFIG (bit 6 and bit7 must be 0) YES 11 Disables all writes as permitted in bit5 or bit7 1 - Disables all writes as permitted in bit5 or bit7 YES 11 Disables all writes as permitted in bit5 or bit7 1 - Disables all writes as permitted in bit5 or bit6 YES 12 DEFATION commands (bit5 and bit7 must be 0) Bit7: 0 - Enables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0) Bit7: 0 - Enables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0) 13 STORE_USER_ALL Stores all of the current storable register settings in the EEPROM memory as the new defaults on power up 16 RESTORE_USER_ALL Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY This command helps the host system/GUI/CLI determine key capabilities of the module 19 CAPABILITY Format Unsigned Binary 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 10																
1 - Disables all writes except the WRITE_PROTECT, PAGE OPERATION and ON_OFF_CONFIG (bit 6 and bit7 must be 0) Bit 6: 0 - Enables all writes except for the WRITE_PROTECT, PAGE and OPERATION commands (bit5 and bit7 must be 0) Bit7: 0 - Enables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0) Bit7: 0 - Enables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0) Bit7: 0 - Enables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0) Bit7: 0 - Enables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0) Bit7: 0 - Enables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0) Bit7: 0 - Enables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0) Bit7: 0 - Enables all writes except for the wRITE_PROTECT command (bit5 and bit6 must be 0) Bit7: 0 - Enables all writes except for the wRITE_PROTECT command (bit5 and bit6 must be 0) Bit7: 0 - Enables all of the storable register settings in the EEPROM memory as the new defaults on power up 16 RESTORE_USER_ALL Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position	10	WRITE PROTECT		-	-	-			Х	Х	Х	VEC				
and ON_OFF_CONFIG (bit 6 and bit7 must be 0) Bit 6: 0 - Enables all writes as permitted in bit5 or bit7 1 - Disables all writes as permitted in bit5 or bit7 1 - Disables all writes except for the WRITE_PROTECT, PAGE and OPERATION commands (bit5 and bit7 must be 0) Bit 7: 0 - Enables all writes as permitted in bit5 or bit6 1 - Disables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0) Bit 7: 0 - Enables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0) 15 STORE_USER_ALL Stores all of the current storable register settings in the EEPROM memory as the new defaults on power up 16 RESTORE_USER_ALL Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY Promat Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 PEC - 1 Supported SP	10	WRITE_PROTECT			•							YES				
Bit 6: 0 - Enables all writes as permitted in bit5 or bit7 1 - Disables all writes except for the WRITE_PROTECT, PAGE and OPERATION commands (bit5 and bit7 must be 0) Bit7: 0 - Enables all writes as permitted in bit5 or bit6 1 - Disables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0) 15 STORE_USER_ALL Stores all of the current storable register settings in the EEPROM memory as the new defaults on power up 16 RESTORE_USER_ALL Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY Finction 7 6 3 2 1 PEC - 1 Supported Stores SPD ALRT Reserved Default Value 1 0 1 0 0					-		-		GE OPE	RATION						
1 - Disables all writes except for the WRITE_PROTECT, PAGE and OPERATION commands (bit5 and bit7 must be 0) Bit7: 0 - Enables all writes as permitted in bit5 or bit6 1 - Disables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0) 15 STORE_USER_ALL Stores all of the current storable register settings in the EEPROM memory as the new defaults on power up 16 RESTORE_USER_ALL Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Format Unsigned Binary 0 0 0 0 0 0 19 CAPABILITY Format Unsigned Binary 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			_	_				-								
OPERATION commands (bit5 and bit7 must be 0) Bit7: 0 - Enables all writes as permitted in bit5 or bit6 1 - Disables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0) 15 STORE_USER_ALL Stores all of the current storable register settings in the EEPROM memory as the new defaults on power up 16 RESTORE_USER_ALL Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY This command helps the host system/GUI/CLI determine key capabilities of the module Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 PEC – 1 Supported SPD ALRT Reserved Default Value 1 0 1 0 0 0 0					•				DAGE	and						
Bit7: 0 - Enables all writes as permitted in bit5 or bit6 1 - Disables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0) 15 STORE_USER_ALL Stores all of the current storable register settings in the EEPROM memory as the new defaults on power up 16 RESTORE_USER_ALL Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY Pit Position 7 6 5 4 3 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r r PEC - 1 Supported SPD -01 - max of 400KHZ 1 0 1 1 0 0 0					•		-		, FAGL	anu						
1 - Disables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0) 15 STORE_USER_ALL Stores all of the current storable register settings in the EEPROM memory as the new defaults on power up 16 RESTORE_USER_ALL Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY Format Unsigned Binary Bit Position 9 CAPABILITY Format Unsigned Binary Bit Position 9 CAPABILITY Format Unsigned Binary Bit Position PEC - 1 Supported SPD - 01 - max of 400kHZ																
(bit5 and bit6 must be 0) - 15 STORE_USER_ALL Stores all of the current storable register settings in the EEPROM memory as the new defaults on power up 16 RESTORE_USER_ALL Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching 16 RESTORE_USER_ALL Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY This command helps the host system/GUI/CLI determine key capabilities of the module 19 CAPABILITY Format 0 / 1 / 1 / 0 / 1 / 1 / 0 / 0 / 0 / 0 /					-				comma	nd						
15 STORE_USER_ALL Stores all of the current storable register settings in the EEPROM memory as the new defaults on power up 16 RESTORE_USER_ALL Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching 16 RESTORE_USER_ALL Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY This command helps the host system/GUI/CLI determine key capabilities of the module 19 CAPABILITY Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY PEC = 1 Supported SPD ALRT Reserved Default Value 1 0 1 0 0 0 0 19 CAPABILITY PEC - 1 Supported SPD -01 - max of 400KHZ SPD -01 - max of 400KHZ SPD SPD <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td>										-						
13 STORE_OSER_ALL new defaults on power up 16 RESTORE_USER_ALL Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY This command helps the host system/GUI/CLI determine key capabilities of the module 19 CAPABILITY Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Default Value 1 0 1 1 0 0 0 19 CAPABILITY PEC - 1 Supported SPD -01 - max of 400kHZ SPD -01 - max of 400kHZ SPD SP																
13 STORE_USER_ALL new defaults on power up 16 RESTORE_USER_ALL Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY This command helps the host system/GUI/CLI determine key capabilities of the module 19 CAPABILITY Format Unsigned Binary 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 10 1 0 1 1 0 0 0 0 10 1 0 1 1 0 0 0 0 10 0 1 1 0 <	15		Stores all of the curr	rent sto	rable re	gister se	ttings ir	n the EE	PROM n	nemory	as the					
Ib RESTORE_USER_ALL (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY This command helps the host system/GUI/CLI determine key capabilities of the module 19 CAPABILITY Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 PEC SPD ALRT Reserved Default Value 1 0 1 1 0 0 0 PEC – 1 Supported SPD -01 – max of 400kHZ SPD SPD ALRT Reserved SPD S	15	STORE_USER_ALL			-	-	U			,						
Ib RESTORE_USER_ALL (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY This command helps the host system/GUI/CLI determine key capabilities of the module 19 CAPABILITY Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 PEC SPD ALRT Reserved Default Value 1 0 1 1 0 0 0 PEC – 1 Supported SPD -01 – max of 400kHZ SPD SPD ALRT Reserved SPD S																
Ib RESTORE_USER_ALL (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY This command helps the host system/GUI/CLI determine key capabilities of the module 19 CAPABILITY Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 PEC SPD ALRT Reserved Default Value 1 0 1 1 0 0 0 PEC – 1 Supported SPD -01 – max of 400kHZ SPD SPD ALRT Reserved SPD S																
Ib RESTORE_USER_ALL (EEPROM). The command should not be used while the device is actively switching 19 CAPABILITY This command helps the host system/GUI/CLI determine key capabilities of the module 19 CAPABILITY Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Bit Position 7 6 5 4 3 2 1 0 PEC SPD ALRT Reserved Default Value 1 0 1 1 0 0 0 PEC – 1 Supported SPD -01 – max of 400kHZ SPD SPD ALRT Reserved SPD S	16		Restores all of the st	torable	register	settings	from th	ne non-v	/olatile	memory	/					
Image: space spac	10	RESTORE_USER_ALL	(EEPROM). The com	mand sl	hould no	ot be us	ed while	e the de	vice is a	ctively s	witching					
Image: space spac																
IP Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 Access r			This command helps	s the ho	st syste	m/GUI/0	CLI dete	rmine k	ey capa	bilities o	of the					
Bit Position 7 6 5 4 3 2 1 0 19 CAPABILITY Access r <t< td=""><td></td><td></td><td>module</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>			module													
19 CAPABILITY Access r			Format				Unsigne	d Binar	/	1						
19 CAPABILITY Function PEC SPD ALRT Reserved Default Value 1 0 1 1 0 0 0 PEC – 1 Supported SPD - 01 – max of 400kHZ SPD - 01 – max of 400kHZ </td <td></td> <td></td> <td>Bit Position</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td></td>			Bit Position	7	6	5	4	3	2	1	0					
Function PEC SPD ALRT Reserved Default Value 1 0 1 1 0 0 0 PEC - 1 Supported SPD -01 - max of 400kHZ	10		Access	r	r	r	r	r	r	r	r					
PEC – 1 Supported SPD -01 – max of 400kHZ	19	CAPADILIT	Function	PEC	SI	PD	ALRT		Rese	erved						
SPD -01 – max of 400kHZ			Default Value	1	0	1	1	0	0	0	0					
			PEC – 1 Supported													
ALPT - 1 - SMRALEPT# supported																
ALRT – 1 – SMBALERT# supported			ALRT – 1 – SMBALEF	RT# supp	ported											

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Hex Code	Command		Non-Volatile Memory Storage								
Code		The module has MC	DE set 1	to Linea	r and Ex	ponent	set to -1	LO. Thes	e values	cannot	Memory Storage
		be changed									
		Bit Position	7	6	5	4	3	2	1	0	
20	VOUT MODE	Access	r	r	r	r	r	r	r	r	
-		Function	0	Mode				Exponer			
		Default Value Mode: Value fixed a	0	0	0	1	0	1	1	1	
		Exponent: Value fixed a	-			or linea	r mode	values i	s -9		
		Sets the value of inp			-						
		Format			Linear, t	wo's cor	npleme	nt binar	γ		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function	1	1	Exponen	it 1	0	0	Mantiss 0	a 0	
		Default Value Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function			,		itissa	,		,	
35	VIN_ON	Default Value	0	0	0	1	0	0	0	1	YES
		Exponent -2 (dec), f	ixed								125
		Mantissa	-								
		The upper four bits			swith a	dofault	value ef	O(doo)	Thic		
		The lower seven are corresponds to a de						э(aec).	INIS		
		• 4.25, in					are				
		• 9.5V to	•		•						
		• 13V to 1									
		Sets the value of inp Format	out volta		hich the Linear, tv				w		
		Bit Position	7	6	Linear, t	4 wo s cor	npieme	nt binar	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function	1		Exponen				Mantiss		
		Default Value	1	1	1	1	0	0	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function			0	1	tissa 1				
		Default Value Exponent -2 (dec), f	0 ived	0	0	0	1	0	0	0	
36	VIN_OFF	Mantissa	INCU								YES
		The upper four bits	are fixe	d at 0							
		The lower seven are	e progra	mmable	e with a	default	value of	8(dec).	This		
		corresponds to a de		4.0V.							
		Allowable values ar		0 2514	to 0 7						
		 4.00, in 10.25V 	-		-		,				
		• 10.23V • 12V	.0 11.70	v ni ni	a ements	5010.51	,				
		• 13.75V	to 15.75	V in inc	rements	of 1V					
<u> </u>		Detune the set	·				44.45.5			al acceleration of	
		Returns the value o current	r the gai	in corre	ction ter	m used	to corre	ect the r	neasure	a output	
		Format			Linear, t	wo's cor	nnleme	nt hina	٠v		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r/w	
38	IOUT_CAL_GAIN	Function			Exponen	it	•		Mantiss		YES
		Default Value	1	0	0	0	1	0	0	V	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function			loriable !		itissa n footor		ation		
I		Default Value		V: \	/ariable	uased o	n ractor	y calibra	ation		

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Setures the value of the offset correction used to correct the measured output current. Setures the value of the offset correction used to correct the measured output current. Setures the value of the offset correction used to correct the measured output current. Setures the value of the offset correction used to correct the measured output current. Setures the value of the offset correction used to correct the measured output current. Setures the value of the offset correction used to correct the measured output current. Setures the value of the offset correction used to correct the measured output current. Setures the value of the offset correction used to correct the measured output current. Setures the value or the value of the offset correction used to correct the measured output current. Seture to correct the measured output current. Mantissa Default Value Note of the offset correction used to correct the measured output current. Set the output overcurrent full level in A Carnot be changed) Mantissa Default Value Note of the offset correction used to correct the measured output current full level in A Carees or r r r/m. r/m. r/m. r/m. r/m. r/m. r/m.	Non-Volatile Memory Storag		Brief Description										Command	Hex Code				
	memory Storag	t	outr	sured o	meas	the r	orrect t	Returns the value of		-coue								
39 IOUT_CAL_OFFSET Bit Position 7 6 5 4 3 2 1 0 39 IOUT_CAL_OFFSET Exponent Function Exponent Mantissa Default Value 1 1 0 0 V V V Bit Position 7 6 5 4 3 2 1 0 Access r r r/w r/w r/w r/w v Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r 45 IOUT_CC_FAULT_UMIT Enclose r <																		
39 IOUT_CAL_OFFSET Access Function Enditivative 1 1 1 1 0 0 V V V Bit Position Function 1 1 1 0 0 V V V Bit Position Function 1 1 1 0 0 V V V Bit Position Function 7 6 5 4 3 2 1 0 Access r r r r r r r v Value Tokenov technologity technolog			4	í		1			1		_							
39 IOUT_CAL_OFFSET Function Exponent Mantissa Default Value 1 1 1 0 0 V V V Bit Position 7 6 5 4 3 2 1 0 Access r r r/w r/w r/w r/w r/w r/w r/w 46 IOUT_CC_FAULT_UMIT Sets the output overcurrent Value Not readed Not r/w			_			_												
	YES	r		1		r,	r				r			20				
46 IOUT_OC_FAULT_LIMIT Bit Position Format 7 6 5 4 3 2 1 0 46 IOUT_OC_FAULT_LIMIT Sets the output overcurrent fault level in A (cannot be changed) Format Team to work on the changed) 5 IOUT_OC_FAULT_LIMIT Sets the output overcurrent fault level in A (cannot be changed) Team to work on the changed) 6 IOUT_OC_FAULT_LIMIT Sets the output overcurrent fault level in A (cannot be changed) Team to work on the changed) 7 6 5 4 3 2 1 0 8 Position 7 6 5 4 3 2 1 0 8 Position 7 6 5 4 3 2 1 0 9 Default Value 0 0 TBD	TES	<u>,</u>	Sa	1			Ο			1	1		IOUT_CAL_OFFSET	39				
Access r r r/w r/w <thr th="" w<=""> r/w <thr th="" w<=""> <thr th="" w<=""> <thr th="" w<=""></thr></thr></thr></thr>			+			_		-										
40 Function Mantissa 46 IOUT_OC_FAULT_LIMIT Sets the output overcurrent fault level in A (cannot be changed). 46 IOUT_OC_FAULT_LIMIT Sets the output overcurrent fault level in A (cannot be changed). 47 IOUT_OC_FAULT_LIMIT Sets the output overcurrent fault level in A (cannot be changed). 47 IOUT_OC_FAULT_LIMIT Sets the output overcurrent fault level in A (cannot be changed). 47 IOUT_OC_FAULT_RESPONSE Determines module action in response to an IOU_OC_FAULT_LIMIT or a VOUT undervoltage (UV) fault 47 IOUT_OC_FAULT_RESPONSE Determines module action in response to an IOU_OC_FAULT_LIMIT or a VOUT undervoltage (UV) fault 47 IOUT_OC_FAULT_RESPONSE Determines module action in response to an IOU_OC_FAULT_LIMIT or a VOUT undervoltage (UV) fault 47 IOUT_OC_FAULT_RESPONSE Detailt Value 0 0 1 1 1 0 48 IOUT_OC_WARN_LIMIT Sets the output overcurrent warning level in A Format Immediate for a continuously Arry other value is not acceptable 49 IOUT_OC_WARN_LIMIT Sets the output overcurrent warning level in A Format Immediate for a continuously Arry other value is not acceptable 40			-			-												
46 Sets the output overcurrent fault level in A (cannot be changed) 67 6 5 4 3 2 1 0 46 IOUT_OC_FAULT_LIMIT BR Position 7 6 5 4 3 2 1 0 46 IOUT_OC_FAULT_LIMIT BR Position 7 r							tissa	Man				Function						
46 IOUT_OC_FAULT_LIMIT Entropy of the second secon				ation	alibra	°у са	n factor	based or	ariable	V: V		Default Value						
46 IOUT_OC_FAULT_LIMIT Image: transmission of tra					ed)	nge	be cha	(cannot	vel in A	fault le	rcurrent	Sets the output ove						
46 IOUT_OC_FAULT_LIMIT Access r<				у	binar	ent b	npleme	vo's cor	linear, t	l		Format						
46 IOUT_OC_FAULT_LIMIT Function Exponent Mantissa Value Default Value 1 1 1 1 0 0 Value maybe tocked Default Value 1 1 1 1 1 1 0 0 Value maybe tocked 0 0 TBD		C		1	2		3	4	5	6	7	Bit Position						
46 IOUT_OC_FAULT_LIMIT Default Value 1 1 1 1 1 1 0 0 0 Bit Position 7 6 5 4 3 2 1 0 Main Tsac Value maybe locked Default Value 0 0 TBD TB		r		r	r		r	r	r	r	r	Access						
Access r 1 1 1 1 0 0 0 Value maybe locked Bit Position 7 6 5 4 3 2 1 0 Value maybe locked Default Value 0 0 TBD	YES		sa	1		_			· ·	1				46				
Access r r/w r/w <thr th="" w<=""> <thr< td=""><td></td><td></td><td>_</td><td>-</td><td></td><td>_</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></thr<></thr>			_	-		_												
Function Mantissa Default Value 0 0 TBD TBD<			+			_												
Value maybe locked Default Value 0 0 TBD TBD <th< td=""><td></td><td>W</td><td>⊥</td><td>r/w</td><td>r/w</td><td>r,</td><td></td><td></td><td>r/w</td><td>r/w</td><td>r</td><td></td><td></td><td></td></th<>		W	⊥	r/w	r/w	r,			r/w	r/w	r							
47 IOUT_OC_FAULT_RESPONSE Determines module action in response to an IOU_OC_FAULT_LIMIT or a VOUT undervoltage (UV) fault 47 IOUT_OC_FAULT_RESPONSE Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 Access r r r r/r/w r/w r/w r r r Bit Position 7 6 5 4 3 2 1 0 Access r r r r/r/w r/w r/w r r r Bit Position X X RS RS X X X OUT_OC_FAULT_RESPONSE Function X X RS RS X X X OUT_OC_FAULT_RESPONSE Format Uness on attempt to restart 111 1 1 0 0 RS[2:0] - Retry Setting 000 Unit does not attempt to restart 111 1 1 0 Access 1 0			Τ	חםד	חמז	т			ספד	Λ	0							
47 IOUT_OC_FAULT_RESPONSE Format Unsigned Binary 647 IOUT_OC_FAULT_RESPONSE Format Unsigned Binary 81 Position 7 6 5 4 3 2 1 0 81 Position 7 6 5 4 3 2 1 0 82 RS RS RS RS X X X Default Value 0 0 1 1 1 0 0 RS[2:0] - Retry Setting 000 Unit does not attempt to restart 111 Unit goes through normal soft start continuously Any other value is not acceptable RS 8 2 1 0 4A IOUT_OC_WARN_LIMIT Sets the output overcurrent warning level in A Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Value may be locked Default Value 1 1 1 1 0 0 0 Value may be locked Sets the overtemperature fault level in "C Format Linear, two's complement binary E 0 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>-</td> <td>1</td> <td>Value maybe locked</td> <td></td>										-	-	1	Value maybe locked					
47 IOUT_OC_FAULT_RESPONSE Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 Access r r r/w r/w <thr th="" w<=""> r/w <thr th="" w<=""> r/w</thr></thr>			VUL	i or a V		LI_	JC_FAU		nse to a	n respo								
47 IOUT_OC_FAULT_RESPONSE Bit Position 7 6 5 4 3 2 1 0 47 IOUT_OC_FAULT_RESPONSE Access r r r r/w r/w r/w r/w r/w r/w r </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1.01</td> <td></td> <td></td> <td></td> <td>auit</td> <td></td> <td></td> <td></td>							1.01				auit							
47 IOUT_OC_FAULT_RESPONSE Access r <td< td=""><td></td><td></td><td>L_</td><td>1</td><td>2</td><td>1</td><td></td><td></td><td>1</td><td>C</td><td>7</td><td></td><td></td><td></td></td<>			L_	1	2	1			1	C	7							
47 IOUT_OC_FAULT_RESPONSE Function X X RS RS RS X X X Default Value 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 <td< td=""><td rowspan="2"></td><td></td><td>+</td><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>			+			-												
47 IOUT_OC_FAULT_RESPONSE Function X X [2] [1] [0] X X X Default Value 0 0 1 1 1 1 0 0 RS[2:0] - Retry Setting 000 Unit does not attempt to restart 111 Unit goes through normal soft start continuously Any other value is not acceptable RS[2:0] - Retry Setting 000 Unit does not attempt to restart 111 Unit goes through normal soft start continuously Any other value is not acceptable 4A IOUT_OC_WARN_LIMIT Sets the output overcurrent warning level in A Format Integer, two's complement binary Bit Position To 0 0 Bit Position 7 6 5 4 3 2 1 0 Value may be locked 1 1 1 1 0 0 0 AE OT_EAULT_LIMIT Sets the overtemperature fault level in °C Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Default Value 0 0 TBD TBD TBD TBD TBD TBD Value may be locked Sets the overtemperature fau			+	1	I					1	1	Access						
AA IOUT_OC_WARN_LIMIT Default Value 0 0 1 1 1 1 0 0 Sets the output overcurrent warning level in A Sets the output overcurrent warning level in A IOUT_OC_WARN_LIMIT Sets the output overcurrent warning level in A Bit Position 7 6 5 4 3 2 1 0 Bit Position 7 6 5 4 3 2 1 0 Bit Position 7 6 5 4 3 2 1 0 Value may be locked 1 1 1 1 0 0 0 Sets the overtemperature fault level in *C TBD TBD TBD TBD TBD TBD Value may be locked Sets the overtemperature fault level in *C Format Uncear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r Bit Position 7 6 5 4	YES	X		Х	х					Х	х	Function		47				
4A IOUT_OC_WARN_LIMIT Sets the output overcurrent warning level in A Yalue may be locked Sets the overtemperature fault level in °C Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Value may be locked Default Value 1 1 1 1 0 0 Sets the overtemperature fault level in °C Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Bit Position 7 6 5 4 3 2 1 0 Value may be locked 1 1 1 1 0 0 0 TBD TBD TBD TBD TBD AE OT	TES	0	T	0	1					0	0	Default Value		47				
4A IOUT_OC_WARN_LIMIT Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r <th></th> <th></th> <th></th> <th></th> <th>,</th> <th>usly</th> <th>ntinuou</th> <th></th> <th>mal soft</th> <th>igh nori</th> <th>es throu</th> <th>111 Unit go</th> <th></th> <th></th>					,	usly	ntinuou		mal soft	igh nori	es throu	111 Unit go						
4A IOUT_OC_WARN_LIMIT Bit Position 7 6 5 4 3 2 1 0 Access r								n A	g level i	warnin	rcurrent	Sets the output ove						
4A IOUT_OC_WARN_LIMIT Access r </td <td></td> <td></td> <td></td> <td>у</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Format</td> <td></td> <td></td>				у								Format						
4A IOUT_OC_WARN_LIMIT Function Exponent Mantissa Default Value 1 1 1 1 0 0 0 Bit Position 7 6 5 4 3 2 1 0 Value may be locked Mantissa Mantissa Mantissa Mantissa Mantissa Value may be locked Default Value 0 0 TBD			\downarrow			-												
4A IOUT_OC_WARN_LIMIT Default Value 1 1 1 1 1 0 0 0 Bit Position 7 6 5 4 3 2 1 0 Value may be locked 0 0 Tr/w r/w r/w <td></td> <td>\square</td> <td>\perp</td> <td></td> <td></td> <td>-</td> <td>r</td> <td></td> <td></td> <td></td> <td>r</td> <td>-</td> <td></td> <td></td>		\square	\perp			-	r				r	-						
Access r <td></td> <td>- </td> <td>sa</td> <td>1</td> <td></td> <td>-</td> <td>4</td> <td></td> <td>r -</td> <td>1</td> <td>4</td> <td></td> <td>IOUT_OC_WARN_LIMIT</td> <td>4A</td>		-	sa	1		-	4		r -	1	4		IOUT_OC_WARN_LIMIT	4A				
Access r r/w			+			_												
Function Mantissa Default Value 0 0 TBD TBD TBD TBD TBD Value may be locked Sets the overtemperature fault level in °C Sets the overtemperature fault level in °C Sets the overtemperature fault level in °C Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r Function Exponent Mantissa Mantissa Sets Sets <td></td> <td>-</td> <td>+</td> <td></td> <td></td> <td>_</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		-	+			_												
Value may be locked Default Value 0 0 TBD TBD <t< td=""><td></td><td></td><td></td><td>., ••</td><td>,</td><td>,</td><td></td><td></td><td>., .</td><td>.,</td><td>· ·</td><td></td><td></td><td colspan="5"></td></t<>				., ••	,	,			., .	.,	· ·							
AE OT FAULT LIMIT		3D	Τ	TBD	ГBD	Т			TBD	0	0		Value may be locked					
Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r Function Exponent Mantissa																		
Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r Function Exponent Mantissa			_								rature fa							
Access r <td></td> <td></td> <td>Ļ</td> <td>í</td> <td></td> <td>1</td> <td></td> <td></td> <td>1</td> <td></td> <td>_</td> <td></td> <td></td> <td colspan="2"></td>			Ļ	í		1			1		_							
4E OT FAULT LIMIT Function Exponent Mantissa			+			-						-						
	l					-	r				r							
	YES		3d	1		-	Ω		1 ·		Ω		OT_FAULT_LIMIT	4F				
Bit Position 7 6 5 4 3 2 1 0			+			-												
Access r/w r/w r/w r/w r/w r/w r/w r/w			+			-												
Function Mantissa				.,	,				.,	.,	.,							
Value may be locked Default Value 0 1 1 1 1 0 1		1	Τ	0	1				1	1	0		Value may be locked					

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Non-Volatile Hex **Brief Description** Command Code Memory Storage Sets the over temperature warning level in °C inear, two's complement binar Format **Bit Position** 7 6 5 4 3 1 0 Access r r r r r r r r Mantissa Function Exponent YES 51 OT_WARN_LIMIT **Default Value** 0 0 0 0 0 0 0 0 **Bit Position** 7 6 5 4 3 2 1 0 Access r/w r/w r/w r/w r/w r/w r/w r/w Function Mantissa Value may be locked **Default Value** 0 0 1 1 0 0 Sets the rise time of the output voltage during startup. Supported Values - 0.6, 0.9, 1.2, 1.8, 2.7, 4.2, 6.0, 9.0msec. Value of 0 instructs unit to bring its output to programmed value as quickly as possible Format Linear, two's complement binary **Bit Position** 7 6 5 4 0 2 1 3 Access r/w r r r r r r 61 TON_RISE YES Function Exponent Mantissa **Default Value** 1 1 0 0 0 0 0 1 **Bit Position** 7 4 6 5 3 2 1 0 Access r/w r/w r/w r/w r/w r/w r/w r/w Function Mantissa **Default Value** 0 1 0 0 0 0 0 1 Returns one byte of information with a summary of the most critical module faults Unsigned Binar Format **Bit Position** 7 6 5 4 3 2 1 0 Access r r r r r r r r STATUS_BYTE 78 None VOUT IOUT VIN_U OFF Flag Х TEMP CML of the _ov OC V Above **Default Value** 0 0 0 0 0 0 0 0 Returns two bytes of information with a summary of the module's fault/warning conditions Format **Unsigned Binary Bit Position** 5 2 1 7 6 Access r r r r r r r IOUT/P VOUT Х MFR PGOOD Х Flag Х OUT STATUS_WORD **Default Value** 0 0 0 0 0 0 0 79 **Bit Position** 7 6 5 4 3 2 1 Access r r r r r r r No VOUT IOUT_O Flag Х OFF VIN_UV TEMP CML OV С al **Default Value** 0 Х 0 0 0 0 0 Returns one byte of information with the status of the module's output voltage related faults Unsigned Binary Format STATUS_VOUT **Bit Position** 0 7A 7 6 5 4 3 2 1 Access r r r r r r r r VOUT OV Х Х VOUT UV Х Х Х Х Flag **Default Value** 0 0 0 0 0 0 0 0 Returns one byte of information with the status of the module's output current related faults Format **Unsigned Binary** STATUS_IOUT **Bit Position** 7B 7 6 5 4 3 2 1 0 Access r r r r r r r r x x x x IOUT_OC Fault **IOUT OC Warning** Х Flag Х **Default Value** 0 0 0 0 0 0 0 0

Table 6 (Continued)

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Hex Code	Command		Non-Volatile Memory Storage											
7D	STATUS_TEMPERATURE	Returns one byte o Format Bit Position	of inform	matio 7	n with		tus of t nsigned	l Bina	ary	-	nperatur 2 1	e relat	ed faults	
70		Access Flag Default Value	0T_	r FAUL 0	.T (r IAW_TC 0	r RN X C	(X I	ĸ	r r X X 0 0	r X O		
		Returns one byte o faults												
		Format Bit Position	7		6	5	Unsigno 4	ed Bi	3	2	1		0	
7E	STATUS_CML	Access Flag	r Inva Comn	lid	r Inval Data	id PEC a Fail	r Mem faul detec	t	r X	r X	r Othe Com Faul	r n	r X	
		Default Value	0		0	0	0		0	0	0		0	
			Returns one byte of information with the status of the module specific faults or warning									rning		
		Format Bit Position	7	6	5	Unsig 4	gned Bii 3	nary 2	1	1	0			
	STATUS_MFR_SPECIFIC	Access	r	r	r	r	r	r	r		R			
80		Flag	OTFI	x	х	IVADD	R X	х	х	тw	OPH_EN			
		Default Value OTFI – Internal Ten IVADDR – PMBUs a TWOPH_EN – Mod	ddress	is no	t valid	l	0 Shutdo	0 wn t	0 hresho	old	0]		
		Returns the value of	of the c	output	t volta	ge of th	e modu	ıle. I	Expon	ent is	fixed at	-9.		
		Format			1	near, tw			1					
		Bit Position Access	7 r		6 r	5 r	4 r	3 r		2 r	1 r	0 r		
		Function			<u>'</u>	•	Mant			<u> </u>	·			
8B	READ_VOUT	Default Value	0		0	0	0	0		C	0	0		
		Bit Position	7		6	5	4	3		2	1	0		
		Access Function	r		r	r	r Mant	r issa		r	r	r		
		Default Value	0		0	0	0	0		C	0	0		
		Returns the value of	of the c	output										
		Format Bit Position	7		Lir 6	near, tw 5	o's com 4	iplen 3	1	inary 2	1	0		
8C		Access	r		r	r	r r	R		² r	r	r		
		Function				ponent					antissa			
	READ_IOUT	Default Value	1		1	1	0	0		V	V	V		
		Bit Position	7		6	5	4	3		2	1	0		
		Access Function	r		r	r	r Mant	r issa		r	r	r		
		Default Value	V		V	V	V	V	Ņ	V	V	0		
		V - Variable												

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Table 6 (Continued)

Hex	Command			-	Brief D	escripti	ion					Non-Volatile
Code		Deturne the velue of										Memory Storage
			Returns the value of the external temperature in degree Celsius Format Linear, two's complement binary								1	
			7	1	1		1	1		0		
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r.	r	r	R	r	r	r		
		Function	-	1	Exponen				Mantiss	1		
8E	READ_TEMPERATURE_2	Default Value	0	0	0	0	0	V	V	V		
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r		
		Function		1			ntissa	1	1	1		
		Default Value	V	V	V	V	V	V	V	0		
		V - Variable										
		Returns one byte indicating the module is compliant to PMBus Spec. 1.1 (read only)									A	
		Format	alcating	the mo			ed Binar			eau onn	<i>,</i> ,	
98		Bit Position	7	6	5	4	3	2	1	0		
90	PMBUS_REVISION											
		Access	r	r	r O	r	r	r	r	r 1		
		Default Value	0	0	0	1	0	0	0	1		
		Returns module nar	ne infor	mation								
		Format				Unsi <u>gn</u> e	d Binar	/				
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r		
		Function				Rese	erved					
D0	MFR_SPECIFIC_00	Default Value	0	0	0	0	0	0	0	0		YES
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r		
		Function				e Name	1			erved		
		Default Value	0	1	0	1	0	1	1	0		
			-		-	_	-		_	-	2mV	
		Applies a fixed offset to the reference voltage. Max trim range is -20% to +10% in 2mV steps. Permissible values range between -120mV and +60mV. The offset is calculated as										
		VREF_TRIMx2 ⁻⁹ . Exp							0	carcara		
		Format			Linear, t	wo's cor	mpleme	nt binar	v			
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r/w	r	r	r	r	r	r	r		
D4	VREF_TRIM	Function	.,	<u> </u>	1		ntissa	ı .	<u> </u>	ı .		YES
		Default Value	V	V	V	V	V	V	V	V		
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w		
		Function		<u> </u>	.,		ntissa	.,	.,	.,		
		Default Value	V	V	V	V	V	V	V	V		
		Applies a fixed offse			-		-				tens	
		Permissible values r									ceps.	
		(STEP_VREF_MARG									out	
		voltage includes VR										
		Format			Linear, t						l i	
		Bit Position	7	6	5	4	3	2	1	0		
D5	STEP VREF MARGIN HIGH	Access	r	r	r	r	r	r	r	r		YES
05		Function			I		ntissa	<u> </u>	. '	<u> </u>		i ES
		Default Value	V	V	V	V	V	V	V	V		
		Bit Position	7	6	5	4	3	2	v 1	0		
			r	r	-	r/w	r/w	r/w	r/w	r/w		
		Access Function	1	I	r			1/W	1/W	1/W		
		Default Value	V	V	V	V	ntissa V	V	V	V		
		Default value	v	v	v	v	v	v	v	v		

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Table 6 (Continued)

Hex Code	Command		Brief Description									Non-Volatile Memory Storage		
		Applies a fixed negative offset to the reference voltage. Adjustment is -20% to 0% in 2mV steps. Permissible values range between -120mV and 0mV) The offset is calculated as (STEP_VREF_MARGIN_LOW + VREF_TRIM)x2 ⁻⁹ .Exponent fixed at -9(dec). Net output volta includes VREF_TRIM adjustment and ranges from -30% to 10% Format Linear, two's complement binary									as			
		Bit Pos		7	6		5	4	3	2	1	0	_	
D6	STEP_VREF_MARGIN_LOW	Acce		r	r	1	r	r	r	r	r	r		YES
		Funct		V	v		,	V V	ntissa V	V	V	V	_	
		Default Bit Dec		V 7	0 6		-	4	V 3	2	v 1	0	_	
		Bit Pos Acce		/ r	r		w	r/w	r/w	r/w	r/w	r/w	_	
		Funct		I	1	1/	vv		ntissa	1/W	1/W	1/W	-	
		Default		V	V		/	V	V	v	V	V	-	
		Single comr	mand to s							V) and		1 -		
		For	Unsigned Binary											
		Bit Position		7		6	5		4	3	2	1	0	
		Access		r		r	r		r	r	r	r/w	r/w	
		Function		x		x	x		x	x	x	PCT_ MSB	PCT_ LSB	
		D. (-	_	V		,	v	v	X	X	0	
D7	PCT_VOUT_FAULT_PG_LIMIT	Default		0		Х	Х		Х	Х	Х	Х	0	
		PAGE Comr												
		PCT_M	PCT_LS	UV	%)	PG		PG		PGH	PGH		/ (%)	
		SB	В			LO\ %)		HIG (%)		iiGH (%)	LOW (S	%)		
		0	0	-16.	67	-12.		-8.3		12.5	8.33	1	6.67	
		0	1	-10.	-	-8.3		-4.1	-	8.33	4.17		2.5	
		1	0	-29.	_	-20.83					4.17		2.5	
		1	1	-41.		-37		-33.3		8.33 8.33	4.17		2.5	
	Used to set delay to turn-on or turn-off modules as a ratio of TON_RISE. Values can range										-			
		from 0 to 7									1113L. Vd	iues udli	ange	
		Form							ed Binar	У _		_		
D8	SEQUENCE_TON_TOFF_DELAY	Bit Pos	ition	7	6	5	5	4	3	2	1	0		
		Acce	ess	r/w	r/w	r/	w	r	r/w	r/w	r/w	r		
		Funct	ion	TC	N_DE	ELAY			Т	OFF_DE	LAY			
		Default	Value	0	0	()	0	0	0	0	0		

Digital Power Insight (DPI)

GE offers a software tool that set helps users evaluate and simulate the PMBus performance of the PJT004 modules without the need to write software.

The software can be downloaded for free at http://go.ge-energy.com/DigitalPowerInsight.html. A GE USB to I2C adapter and associated cable set are required for proper functioning of the software suite. For first time users, the GE DPI Evaluation Kit can be purchased from leading distributors at a nominal price and can be used across the entire range of GE Digital POL Modules.

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Thermal Considerations

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 48. The preferred airflow direction for the module is in Figure 49.




Figure 48. Thermal Test Setup.

The thermal reference points, T_{ref} used in the specifications are also shown in Figure 49. For reliable operation the temperatures at these points should not exceed 120°C. The output power of the module should not exceed the rated power of the module (Vo,set x Io,max).

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.




Figure 49. Preferred airflow direction and location of hotspot of the module (Tref).

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Shock and Vibration

The ruggedized (-D version) of the modules are designed to withstand elevated levels of shock and vibration to be able to operate in harsh environments. The ruggedized modules have been successfully tested to the following conditions:

Non operating random vibration:

Random vibration tests conducted at 25C, 10 to 2000Hz, for 30 minutes each level, starting from 30Grms (Z axis) and up to 50Grms (Z axis). The units were then subjected to two more tests of 50Grms at 30 minutes each for a total of 90 minutes.

Operating shock to 40G per Mil Std. 810G, Method 516.4 Procedure I:

The modules were tested in opposing directions along each of three orthogonal axes, with waveform and amplitude of the shock impulse characteristics as follows:

All shocks were half sine pulses, 11 milliseconds (ms) in duration in all 3 axes.

Units were tested to the Functional Shock Test of MIL-STD-810, Method 516.4, Procedure I - Figure 516.4-4. A shock magnitude of 40G was utilized. The operational units were subjected to three shocks in each direction along three axes for a total of eighteen shocks.

Operating vibration per Mil Std 810G, Method 514.5 Procedure I:

The ruggedized (-D version) modules are designed and tested to vibration levels as outlined in MIL-STD-810G, Method 514.5, and Procedure 1, using the Power Spectral Density (PSD) profiles as shown in Table 7 and Table 8 for all axes. Full compliance with performance specifications was required during the performance test. No damage was allowed to the module and full compliance to performance specifications was required when the endurance environment was removed. The module was tested per MIL-STD-810, Method 514.5, Procedure I, for functional (performance) and endurance random vibration using the performance and endurance levels shown in Table 7 and Table 8 for all axes. The performance test has been split, with one half accomplished before the endurance test and one half after the endurance test (in each axis). The duration of the performance test was at least 16 minutes total per axis and at least 120 minutes total per axis for the endurance test. The endurance test period was 2 hours minimum per axis.

Table 7: Performance Vibration Qualification - All Axes

Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)
10	1.14E-03	170	2.54E-03	690	1.03E-03
30	5.96E-03	230	3.70E-03	800	7.29E-03
40	9.53E-04	290	7.99E-04	890	1.00E-03
50	2.08E-03	340	1.12E-02	1070	2.67E-03
90	2.08E-03	370	1.12E-02	1240	1.08E-03
110	7.05E-04	430	8.84E-04	1550	2.54E-03
130	5.00E-03	490	1.54E-03	1780	2.88E-03
140	8.20E-04	560	5.62E-04	2000	5.62E-04

Table 8: Endurance Vibration Qualification - All Axes


Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)
10	0.00803	170	0.01795	690	0.00727
30	0.04216	230	0.02616	800	0.05155
40	0.00674	290	0.00565	890	0.00709
50	0.01468	340	0.07901	1070	0.01887
90	0.01468	370	0.07901	1240	0.00764
110	0.00498	430	0.00625	1550	0.01795
130	0.03536	490	0.01086	1780	0.02035
140	0.0058	560	0.00398	2000	0.00398

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Example Application Circuit

Requirements:

Vin:	12V
Vout:	1.8V
lout:	3A max., worst case load transient is from 2A to 3A
ΔVout:	1.5% of Vout (27mV) for worst case load transient
Vin, ripple	1.5% of Vin (180mV, p-p)



CI1	Decoupling cap - 1x0.047µF/16V ceramic(e.g. Murata LLL185R71C473MA01) + 1x0.1uF/16V 0402 ceramic
CI2	3x22µF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)
CI3	47μF/16V bulk electrolytic
CO1	Decoupling cap - 1x0.047µF/16V ceramic (e.g. Murata LLL185R71C473MA01) + 1x0.1uF/16V 0402 ceramic
CO2	5 x 47uF/6.3V 1210 ceramic capacitors
CO3	NA
CTune	3300 pF ceramic capacitor (can be 1206, 0805 or 0603 size)
RTune	300Ω SMT resistor (can be 1206, 0805 or 0603 size)
RTrim	10k Ω SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)

<u>Note</u>: The DATA, CLK and SMBALRT pins do not have any pull-up resistors inside the module. Typically, the SMBus master controller will have the pull-up resistors as well as provide the driving source for these signals.

GE


4A Digital PicoDLynxII[™]: Non-Isolated DC-DC Power Modules


4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Mechanical Outline

Dimensions are in millimeters and (inches).


Tolerances: x.x mm \pm 0.5 mm (x.xx in. \pm 0.02 in.) [unless otherwise indicated]





TOP VIEW

SIDE VIEW



BOTTOM VIEW

GE

4A Digital PicoDLynxII[™]: Non-Isolated DC-DC Power Modules


4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Recommended Pad Layout

Dimensions are in millimeters and (inches).

Tolerances: x.x mm \pm 0.5 mm (x.xx in. \pm 0.02 in.) [unless otherwise indicated]

x.xx mm \pm 0.25 mm (x.xxx in \pm 0.010 in.)



PIN	FUNCTION	PIN	FUNCTION
1	ON/OFF	10	PGOOD
2	VIN	11	SYNC ²
3	GND	12	VS-
4	VOUT	13	SIG_GND
5	VS+ (SENSE)	14	SMBALERT#
6	TRIM	15	DATA
7	GND	16	ADDR0
8	CLK	17	ADDR1
9	SEQ		


² If unused, connect to SIG_GND.

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Packaging Details

The 12V Digital PicoDLynxII[™] 4A modules are supplied in tape & reel as standard. Modules are shipped in quantities of 200 modules per reel.

All Dimensions are in millimeters and (in inches).



Reel Dimensions: Outside Dimensions:

Tape Width:

330.2 mm (13.00) Inside Dimensions: 177.8 mm (7.00") 24.00 mm (0.945")

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Surface Mount Information

Pick and Place

The 4A Digital PicoDLynxII[™] modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and the location of manufacture.

Nozzle Recommendations

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

Bottom Side / First Side Assembly

This module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

Lead Free Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect longterm reliability.

Pb-free Reflow Profile

Power Systems will comply with J-STD-020 Rev. C (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). For questions regarding Land grid array(LGA) soldering, solder volume; please contact GE for special manufacturing process instructions. The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 44. Soldering outside of the recommended profile requires testing to verify results and performance.

MSL Rating

The 4A Digital PicoDLynxII[™] modules have a MSL rating of 2A.

Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and

February 19, 2021

Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of \leq 30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: < 40° C, < 90% relative humidity.




Figure 50. Recommended linear reflow profile using Sn/Ag/Cu solder.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to *Board Mounted Power Modules: Soldering and Cleaning* Application Note (AN04-001).

GE

4A Digital PicoDLynxII[™]: Non-Isolated DC-DC Power Modules

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 4A Output Current

Ordering Information

Please contact your GE Sales Representative for pricing, availability and optional features.

Table 9. Device Codes

Device Code	Input Voltage Range	Output Voltage	Output Current	On/Off Logic	Sequencing	Comcodes
PJT004A0X3-SRZ	4.5 – 14.4Vdc	0.51 – 5.5Vdc	4A	Negative	Yes	150052945
PJT004A0X43-SRZ	4.5 – 14.4Vdc	0.51 – 5.5Vdc	4A	Positive	Yes	150052969
PJT004A0X3-SRDZ	4.5 – 14.4Vdc	0.51 – 5.5Vdc	4A	Negative	Yes	150052970
PJT004A0X43-SRDZ	4.5 – 14.4Vdc	0.51 – 5.5Vdc	4A	Positive	Yes	150052971

-Z refers to RoHS compliant parts

Table 10. Coding Scheme

Package Identifier	Family	Sequencing Option	Output current	Output voltage	On/Off logic	Remote Sense	Options		ROHS Compliance
Р	J	Т	004A0	х		3	-SR	-D	Z
P=Pico U=Pico M=Mega G=Giga	J=DLynx II Digital K = DLynxII Analog.	T=with EZ Sequence X=without sequencing	4A	X = programma ble output	4 = positive No entry = negative	3 = Remote Sense	S = Surface Mount R = Tape & Reel	D = 105°C operating ambient, 40G operating shock as per MIL Std 810G	Z = ROHS6

ABB Power Electronics Inc.'s digital non-isolated DC-DC products may be covered by one or more of the following patents licensed from Bel Power Solutions, Inc.: US20040246754, US2004090219A1, US2004093533A1, US200412316AA1, US200412816AA1, US2004178780A1, US2004179382A1, US2005020344, US20050223252, US2005289373A1, US2006061214, US2006015616A1, US20060174145, US2007022656, US2007024005, US20070240000, US20080052551, US20080072080, US20080186006, US6741099, US6788036, US6936999, US6949916, US7000125, US7049798, US7068021, US7080265, US7249267, US7266709, US7315156, US7372682, US7373527, US735445, US7456617, US7459892, US734504, US7526660.

Outside the US Bel Power Solutions, Inc. licensed technology is protected by patents: AU3287379AA, AU3287437AA, AU3290643AA, AU3291357AA, CN10371856C, CN10452610C, CN10458656C, CN10459960C, CN1045848C, CN1069323A, CN1124619A, CN11346682A, CN1685299A, CN1685459A, CN1685583A, CN1698023A, CN1802619A, EP1561156A1, EP1561268A2, EP1570710A1, EP1567710A1, EP15604254A4, EP1604254A4, EP1743536A4, EP1745536A4, EP179382A4, EP1989789A2, EP1984801A2, W004044718A1, W00405042A3, W004045042A3, W004045042A1, W004062062A1, W00407780A3, W004084390A3, W00408439A3A, W00579227A3, W005081771A3, W006019569A3, W002007094935A3

Contact Us

For more information, call us at

USA/Canada:

+1 888 546 3243, or +1 972 244 9288

Asia-Pacific:

+86-21-53899666

Europe, Middle-East and Africa: +49.89.878067-280



Go.ABB/Industrial

GE Critical Power reserves the right to make changes to the product(s) or information contained herein without notice, and no liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.